(19) World Intellectual Property Organization International Bureau



- 1 Maria antalia il algun argu his el 10 ann aigh aigh aigh agus aigh agus aigh aigh aigh aigh aigh aigh ag a

(43) International Publication Date 20 September 2001 (20.09.2001)

PCT

(10) International Publication Number WO 01/69378 A2

(51) International Patent Classification7:

G06F 9/38

(21) International Application Number: PCT/US01/07360

(22) International Filing Date: 8 March 2001 (08.03.2001)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

60/188,428 10 March 2000 (10.03.2000) US 60/188,942 13 March 2000 (13.03.2000) US 60/189,634 14 March 2000 (14.03.2000) US 60/189,709 15 March 2000 (15.03.2000) US

(71) Applicant: ARC INTERNATIONAL PLC [GB/GB]; ARC House - Waterfront Business Park, Elstree Road, Elstree, Herts WD6 3BS (GB).

(74) Agent: GAZDZINSKI, Robert, F.; Gazdzinski & Associates, Suite A232, 3914 Murphy Canyon Road, San Diego, CA 92123 (US).

- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).


Published:

 without international search report and to be republished upon receipt of that report

(72) Inventors: STRONG, Paul; 52 Stapleford Close, Chelmsford, Essex CM2 0RB (GB). DAVIS, Henry, A.; Suite E, 2131 Delaware Avenue, Santa Cruz, CA 95060 (US).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: METHOD AND APPARATUS FOR ENHANCING THE PERFORMANCE OF A PIPELINED DATA PROCESSOR



(57) Abstract: A method and apparatus for enhancing the performance of a multi-stage pipeline in a digital processor. In one aspect, the stalling of multi-word (e.g. long immediate data) instructions on the word boundary is prevented by defining oversized or "atomic" instructions within the instruction set, thereby also preventing incomplete data fetch operations. In another aspect, the invention comprises delayed decode of breakpoint instructions within the core so as to remove critical path restrictions in the pipeline. In yet another aspect, the invention comprises a multi-function register disposed in the pipeline logic, the register including a bypass mode adapted to selectively bypass or "shortcut" subsequent logic, and return the result of a multi-cycle operation directly to a subsequent instruction requiring the result. Improved data cache integration and operation techniques, and apparatus for synthesizing logic implementing the aforementioned methodology are also disclosed.

A 87503/10 OW

THIS PAGE BLANK (USPTO)

METHOD AND APPARATUS FOR ENHANCING THE PERFORMANCE OF A PIPELINED DATA PROCESSOR

Copyright

A portion of the disclosure of this patent document contains material which is subject to copyright protection. The copyright owner has no objection to the facsimile reproduction by anyone of the patent document or the patent disclosure, as it appears in the Patent and Trademark Office patent files or records, but otherwise reserves all copyright rights whatsoever.

10

15 .

20

25

5

Priority

This application claims priority benefit to (i) U.S. provisional patent application Serial No. 60/188,428 filed March 10, 2000 entitled "Method And Apparatus For Enhancing Performance Of A Pipelined Processor By Minimizing Pipeline Delays"; (ii) U.S. provisional patent application Serial No. 60/189,634 filed March 14, 2000 entitled "Method And Apparatus For Enhancing Performance Of Breakpoint Instructions In Pipelined Processors"; (iii) U.S. provisional patent application Serial No. 60/188,942 filed March 13, 2000 entitled "Processor Bypass Logic Apparatus And Method"; and (iv) U.S. provisional patent application Serial No. 60/189,709 filed March 15, 2000 entitled "Method And Apparatus For Improved Data Cache Integration In Pipelined Processors."

Related Applications

This application is related to pending U.S. patent application Serial No. 09/418,663 filed October 14, 1999 entitled "Method and Apparatus for Managing the Configuration and Functionality of a Semiconductor Design", which claims priority benefit of U.S. provisional patent application Serial No. 60/104,271 filed October 14, 1998, of the same title.

Background of the Invention

30 1. Field of the Invention

The present invention relates to the field of digital data processor design, specifically to the control and operation of the instruction pipeline of the processor and structures associated therewith.

10

15

2. Description of Related Technology

RISC (or reduced instruction set computer) processors are well known in the computing arts. RISC processors generally have the fundamental characteristic of utilizing a substantially reduced instruction set as compared to non-RISC (commonly known as "CISC") processors. Typically, RISC processor machine instructions are not all microcoded, but rather may be executed immediately without decoding, thereby affording significant economies in terms of processing speed. This "streamlined" instruction handling capability furthermore allows greater simplicity in the design of the processor (as compared to non-RISC devices), thereby allowing smaller silicon and reduced cost of fabrication.

RISC processors are also typically characterized by (i) load/store memory architecture (i.e., only the load and store instructions have access to memory; other instructions operate via internal registers within the processor); (ii) unity of processor and compiler; and (iii) pipelining.

Despite their many advantages, RISC processors may be prone to significant delays or stalls within their pipelines. These delays stem from a variety of causes, including the design and operation of the instruction set of the processor (e.g., the use of multi-word and/or "breakpoint" instructions within the processor's instruction set), the use of non-optimized bypass logic for operand routing during the execution of certain types of instructions, and the non-optimized integration (or lack of integration) of the data cache within the pipeline. Furthermore, lack of parallelism in the operation of the pipeline can result in critical path delays which reduce performance. These aspects are described below in greater detail.

25

30

20

Multi-word Instructions

Many RISC processors offer programmers the opportunity to use instructions that span multiple words. Some multi-word instructions permit a greater number of operands and addressing modes while others enable a wider range of immediate data values. For multi-word immediate data, the pipelined execution of instructions has some inherent limitations including, inter alia, the potential for an instruction containing long immediate data to be impacted by a pipeline stall before the long immediate data has been completely fetched from memory. This stalling of an incompletely fetched piece of data has several ramifications, one of which is that the otherwise executable instruction may be stalled

10

15

20

25

30

before it is necessary to do so. This leads to increased execution time and overhead within the processor. Stalling of the processor due to unavailability of data causes the processor to insert one or more additional clock cycles. During these clock cycles the processor can not advance additional instruction execution as a general rule. This is because the incomplete data can be considered to be a blocking function. This blocking action is to cause execution to remain pending until the data becomes available. For example, consider a simple add instruction that adds two quanities and places the result in a third location. Providing that both pieces of data are available when needed, the execution completes in the normal number of cycles. Now consider the case in which one of the pieces of data is not available. In this case completion of the add instruction must stop until the data becomes available. The consequence of this stalling action is to possibly delay the completion by more than the minimum necessary time.

Breakpoint Instructions

One of the useful RISC instructions is the "breakpoint" instruction. Chiefly for use during the design and implementation phases of the processor (e.g., software/hardware integration and software debug), the breakpoint instruction causes the CPU to stop execution of any further instructions without some type of direct intervention, typically at the request of an operator. Once the breakpoint instruction has been executed by the pipeline, the CPU stops further processing until it receives some external signal such as an interrupt which signals to the CPU that execution should resume. Breakpoint instructions typically replace or displace some other executable instruction which is subsequently executed upon resumption of the normal execution state of the CPU.

Execution time is critical for many applications, hence minimizing so-called critical paths in the decode phase of a multi-stage pipelined CPU is an important consideration. Since the breakpoint instruction is a performance critical instruction during normal execution, the prior art practice has been to perform the breakpoint instruction decode and execution in the first pipeline stage of the typical four-stage pipeline (i.e., fetch, decode, execution, and write-back stages). Fig. 1 illustrates a typical prior art breakpoint instruction decode architecture. As shown in Fig. 1, the prior art stage 1 configuration 100 comprises the stage 1 latch 102, instruction cache 104, instruction decode logic 106, instruction request address selection logic 108, the latter providing input to the stage 2 latches 110. The current program counter (pc) address value is input 112 back to the stage 1 latch 102 for subsequent instruction fetch. Instruction decode, including decode of any breakpoint

10

15

25

30

C/US01/07360

instructions, occurs within the instruction decode logic 106. However, such decoding in the first stage places unnecessary demands on the speed path of ordinary instruction handling. Ordinary instructions are decoded in stage 2 (decode) of the pipeline. This stage one decode of the breakpoint instruction places minimum decode requirements on the first stage that are longer than would otherwise be required without having breakpoint instruction decode occur in the first stage. This result is due largely to the fact that the breakpoint instruction requires time to setup and disable a variety of functional blocks. For example, in the ARC TM extensible RISC processor architecture manufactured by the Assignee hereof, functional blocks may include optional mulitply-accumlate hardware, Viterbi acceleration units, and other specific hardware accelerators in addition to standard functional blocks such as an arithmetic-logic unit, address generator units, interrupt processors and peripheral devices. Setup for each of these units will depend on the exact nature of the unit. For example, a single cycle unit for which state information is not required for the unit to function, may require no specialized set up. By contrast, an operation that requires mulitple pipeline stages to complete will require assertion of signals within the pipeline to ensure that and transitory results are safely stored in appropriate registers. Where as other instructions are simply fetched in stage 1, the breakpoint instruction requires control signals to be generated to most elements of the core. This results in longer netlists and hence greater delays.

20 Bypass logic

Bypass logic is sometimes used in RISC processors (such as the aforementioned ARC core) to provide additional flexibility for routing operands to a variety of input options. For example, as illustrated in Fig. 2, outputs of various functional units (such as the first and second execute stage result selection logic) are routed back to the input of another functional unit; e.g., decode stage bypass operand selection logic. This bypass arrangement eliminates a number of load and store operations, reduces the number of temporary variable locations needed during execution, and stages data in the proper location for iterative operations. Such bypass arrangements permit software to exploit the nature of pipelined instruction execution. Using the prior art bypass circuitry of Fig. 2, a program can be configured to perform pipelined iterative algorithms. One such algorithm is the sum-of-products for a finite series. Since the processor performs scalar operations, each stage of the summation is achieved by a single multiply followed by a single addition of the result to a sum. This principal is illustrated by the following operation:

PCT/US01/07360

WO 01/69378

Sum=0
For I=1 to n do
Sum=sum+(a(I)*b(I));

5

In a commonly used prior art CPU scheme, the value of Sum is stored in a dedicated general purpose register or in a memory location. Each iteration requires a memory fetch or register access operation to calculate the next summation in the series. Since the CPU can only perform a limited number of memory or register accesses per cycle, this form may execute relatively slowly in comparison to a single cycle ideal for the sum-of-products operation (i.e., where the sum-of-products is calculated entirely within a single instruction cycle), or even in comparison to a non-single cycle operation where memory fetches or register accesses are not required in each iteration of the operation.

Data Cache Integration

For a number of instruction types within the instruction set of the typical RISC processor, there in no requirement for or need to stall the pipeline. However, some other instruction types will require a stall to occur. The ordinary prior art method for integrating a data cache with a processor core relies on a technique that assumes that the worst case evaluation for stalls must be applied to even those cases where the most extreme case specifically does not apply. This "worst case" approach leads to an increased number of pipeline stalls (and/or increased duration for each stall) as well as increased overhead, thereby resulting ultimately in increased execution time and reduced pipeline speed.

Fig. 3 is a logical block diagram illustrating typical prior art data cache integration. It assumes the cache request originates directly from the pipeline rather than the load store queue. Note the presence of the bypass operand selection logic 302, the control logic hazard detection logic 304, and the multi-level latch control logic 306 structures within the second (E2) execution stage.

Fig. 3a illustrates the operation of the typical prior art data cache structure of Fig. 3 in the context of an exemplary load (Ld), move (Mov), and add (Add) instruction sequence. The exemplary instruction sequence is as follows:

Ld r0,[r1,4]

Mov r5,r4; inde Add r8,r0,r9; der

;independent of the load ;dependent on first load

30

15 .

20

25

10

15

20

25

30

First, in step 350, the Load (Ld) is requested. The Mov is then requested in step 352. In step 354, the Add is requested. The Ld operation begins in step 356. Next, the Mov operation begins in step 358. The cache misses. Accordingly, the Add is then prevented from moving.

In step 360, the Mov continues to flow down the pipeline. In step 362, the Add moves down the pipeline in response to the Load operation completing. The pipeline then flows with no stalls (steps 364, 366, and 368).

Note that in the foregoing example, the Add instruction is prevented from moving from the decode stage of the pipeline to the first execute stage (E1) for several cycles. This negatively impacts pipeline performance by slowing the execution of the Add instruction.

Pipeline Parallelism

Often in prior art processor systems, the instruction cache pipeline integration is far from optimal. This results in many cases from the core effectively making the cache pipeline stages 0 and 1 dependent on each other. This can be seen diagrammatically in Fig. 4, wherein the pipeline control 402, instruction decode 404, nextpc selection 406, and instruction cache address selection 408, are disposed in the instruction fetch stage 412 of the pipeline. The critical path of this non-optimized pipeline 400 allows the control path of the processor to be influenced by a slow signal/data path. Accordingly the slow data path must be removed if the performance of the core is to be improved. For example, in most core build instances, the prior art approach means the instruction fetch pipeline stage has an unequal duration to the other pipeline stages, and in general becomes the limiting factor in processor performance since it limits the minimum clock period.

Fig. 4a is a block diagram of components and instruction flow within the non-optimized processor design of Fig. 4. As illustrated in Fig. 4a, the slow signal/data path influences the control path for the pipeline 400.

Based on the foregoing, there is a need for an improved methods and apparatus for enhancing pipeline operation, including reducing stalls and delays in CPU execution. Ideally, several aspects of pipeline operation would be optimized by such improved method and apparatus, including (i) handling of multi-word instructions and immediate data, such as in the calculation of such scalar quantities with a reduced number of memory fetches or register accesses; (ii) use of breakpoint instructions; (iii) bypass logic arrangement, (iv) data cache operation/integration, and (v) increased parallelism within the pipeline.

10

20

25

30

Additionally, such improved apparatus and method would be readily adapted to existing processor designs and architectures, thereby minimizing the work necessary to integrate such functionality, as well as the impact on the processor design as a whole.

Summary of the Invention

The foregoing needs are satisfied by providing an improved method and apparatus for enhanced performance in a pipelined processor.

In a first aspect of the invention, a method and apparatus for avoiding the stalling of long immediate data instructions, so that processor performance is maximized, is disclosed. The invention results in not enabling the host to halt the core before an instruction with long immediate values in the decode stage of the pipeline has merged, thereby advantageously making the instructions containing long immediate data "non-stallable" on the boundary between the instruction opcode and the immediate data. Consequently the instruction containing long immediate data is treated as if the CPU was wider in word width for that instruction only. The method generally comprises providing a first instruction word; providing a second instruction word; and defining a single large instruction word comprising the first and second instruction words; wherein the single large instruction word is processed as a single instruction within the processor's pipeline, thereby reducing pipeline delays.

In a second aspect of the invention, an improved apparatus for decoding and executing breakpoint instructions, so that processor pipeline performance is maximized, is disclosed. In one exemplary embodiment, the apparatus comprises a pipeline arrangement with instruction decode logic operatively located within the second stage (e.g., decode stage) of the pipeline, thereby facilitating breakpoint instruction decode in the second stage versus the first stage as in prior art systems. Such decode in the second stage removes several critical "blockages" within the pipeline, and enhances execution speed by increasing parallelism therein.

In a third aspect of the invention, an improved method for decoding and executing breakpoint instructions, so that processor pipeline performance is maximized, is disclosed. Generally, the method comprises providing a pipeline having at least first, second, and third stages; providing a breakpoint instruction word, the breakpoint instruction word resulting in a stall of the pipeline when executed; inserting the breakpoint instruction word into the first stage of the pipeline; and delaying decode of the breakpoint instruction word until the second stage of the pipeline. In one exemplary embodiment, the pipeline is a four stage pipeline having fetch, decode, execution, and write-back stages, and decode of the breakpoint instruction is delayed until the decode stage of the processor. Additionally, to support the

10

15

20

25

30

decoding the breakpoint instruction in the decode stage, the method further comprises changing the program counter (pc) from the current value to a breakpoint pc value.

In a fourth aspect of the invention, an improved method of debugging a processor design is disclosed. The method generally comprises providing a processor hardware design having a multi-stage pipeline; providing an instruction set including at least one breakpoint instruction adapted for use with the processor hardware design; running at least a portion of the instruction set (including the breakpoint instruction) on the processor design during debug; decoding the at least one breakpoint instruction at the second stage of the pipeline; changing the program counter (pc) from the current value to a breakpoint pc value; executing the breakpoint instruction on order to halt processor operation; and debugging the instruction set or hardware/instruction set integration while the processor is halted.

In a fifth aspect of the invention, an apparatus for bypassing various components and registers within a processor so as to maximize pipeline performance is disclosed. In one embodiment, the apparatus comprises an improved logical arrangement employing a special multi-function register having a selectable "bypass mode"; when in bypass mode, the multi-function register is used to retain the result of a multi-cycle scalar operation (e.g., summation in a sum-of-products calculation), and present this result as a value to be selected from by a subsequent instruction. In this fashion, memory accesses to obtain such summation are substantially obviated, and the pipeline accordingly operates at a higher speed due to elimination of the delays associated with the obviated memory accesses.

In a sixth aspect of the invention, a method for bypassing various components and registers within a processor so as to maximize processor performance is disclosed. In one embodiment, the method comprises providing a multi-function register; defining a bypass mode for the register, wherein the register maintains the result of a multi-cycle scalar operation therein during such bypass mode; performing a scalar operation a first time; storing the result of the operation in the register in bypass mode; obtaining the result of the first operation directly from the register, and performing a scalar operation a second time using the result of the first operation obtained from the register.

In an seventh aspect of the invention, improved methods for increasing pipeline performance and efficiency by decoupling certain signals, and allowing an existing pipeline configuration to reveal more parallelism, are disclosed. The dataword fetch (e.g., ifetch) signal, which indicates the need to fetch instruction opcode/data from memory at the location being clocked into the program counter (pc) at the end of the current cycle, is made independent of the qualifying (validity) signal (e.g., ivalid). Additionally, the next program

counter value signal (e.g., next_pc) is made independent of the data word supplied by the memory controller (e.g., p1iw) and ivalid. The hazard detection logic and control logic of the pipeline is further made independent of ivalid; i.e., the stage 1, stage 2, and stage 3 enables (en1, en2, en3) are decoupled from the ivalid (and pliw) signals, thereby decoupling pipeline movement. So-called "structural stalls" are further utilized when a slow functional unit, or operand fetch in the case of the xy memory extension, generates the next program counter signal (next_pc). The jump instruction of the processor instruction set is also moved from stage 2 to 3, independent of ivalid. In this case, the jump address is held if the delay slot misses the cache and link. Additionally, delay slot instructions are not separated from their associated jump instruction.

In an eighth aspect of the invention, an improved data cache apparatus useful within a pipelined processor is disclosed. The apparatus generally comprises logic which allows the pipeline to advance one stage ahead of the cache. Furthermore, rather than assuming that the pipeline will need to be stalled under all circumstances as in prior art pipeline control logic, the apparatus of the present allows the pipeline to move ahead of the cache, and only stalls when a required data word is not provided (or other such condition necessitating a stall). Such conditional "latent" stalls enhance pipeline performance over the prior art configurations by eliminating conditions where stalls are unnecessarily invoked. In one exemplary embodiment, the pipelined processor comprises an extensible RISC-based processor, and the logic comprises (i) bypass operand selection logic disposed in the execution stage of the pipeline, and (ii) a multi-function register architecture.

In a ninth aspect of the invention, an improved method of reducing pipeline delays due to stalling using "latent" stalls is disclosed. The method generally comprises providing a processor having an instruction set and multistage pipeline; adapting the processor pipeline to move at least one stage ahead of the data cache, thereby assuming a data cache hit; detecting the presence of at least one required data word; and stalling the pipeline only when the required data word is not present.

In a tenth aspect of the invention, an improved processor architecture utilizing one or more of the foregoing improvements including "atomic" instruction words, improved bypass logic, delayed breakpoint instruction decode, improved data cache architecture, and pipeline "decoupling" enhancements, is disclosed. In one exemplary embodiment, the processor comprises a reduced instruction set computer (RISC) having a four stage pipeline comprising instruction fetch, decode, execute, and writeback stages, and "latent stall" data cache architecture which allows the pipeline to advance one stage ahead

5

10

15

20

25

30

10

15

20

25

30

of the cache. In another embodiment, the processor further includes an instruction set comprising at least one breakpoint instruction, the decoding of the breakpoint instruction being accomplished within stage 2 of the pipeline. The processor is also optionally configured with a multi-function register in a bypass configuration such that the result of one iteration of an iterative calculation is provided directly as an operand for subsequent iterations.

Brief Description of the Drawings

- Fig. 1 is functional block diagram of a prior art pipelined processor breakpoint instruction decode architecture (stage 1) illustrating the relationship between the instruction cache, instruction decode logic, and instruction request address selection logic.
- Fig. 2 is block diagram of a prior art processor bypass logic architecture illustrating the relationship of the bypass logic to the single- and multi-cycle functional units and registers.
- Fig. 3 is functional block diagram of a prior art pipelined processor data cache architecture illustrating the relationship between the data cache and associated execution stage logic.
- Fig. 3a is graphical representation of pipeline movement within a typical prior art processor pipeline architecture.
- Fig. 4 is block diagram illustrating a typical non-optimized prior art processor pipeline architecture and the relationship between various instructions and functional entities within the pipeline logic.
- Fig. 4a is a block diagram of components and instruction flow within the non-optimized prior art processor design of Fig. 4.
- Fig. 5 is logical flow diagram illustrating one embodiment of the long instruction word long immediate (limm) merge logic of the invention.
 - Fig. 6 is a block diagram of one embodiment of the modified pipeline architecture and related functionalities according to the present invention, illustrating the enhanced path independence and parallelism thereof.
 - Fig. 7 is a functional block diagram of one exemplary embodiment of the pipeline logic arrangement of the invention, illustrating the decoupling of the ivalid and pliw signals from the various other components of the pipeline logic.
 - Fig. 8 is functional block diagram of one embodiment of the breakpoint instruction decode architecture (stage 1) of the present invention, illustrating the relationship between

10

15

20

25

30

the instruction cache, instruction decode logic, and instruction request address selection logic.

Fig. 8a is a graphical representation of the movement of the pipeline of an exemplary processor incorporating the improved breakpoint instruction logic of the invention, wherein a breakpoint instruction located with in a delay slot.

Fig. 8b is a graphical representation of pipeline movement wherein a breakpoint instruction normally handled within the pipeline when a delay slot is not present.

Fig. 8c is a graphical representation of pipeline movement during stalled jump and branch operation according to the present invention.

Fig. 9 is block diagram of one embodiment of the improved bypass logic architecture of the present invention, illustrating the use of a multi-function register within the execute stage of the pipeline logic between the bypass operand selection logic and the single- and multi-cycle functional units.

Fig. 10 is a logical flow diagram illustrating one embodiment of the method of utilizing bypass logic to maximize processor performance during iterative calculations (such as sum-of products) according to the invention.

Fig. 11 is a block diagram illustrating one exemplary embodiment of the modified data cache structure of the present invention.

Fig. 11a is a graphical representation of pipeline movement in an exemplary processor incorporating the improved data cache integration according to the present invention.

Fig. 12 is logical flow diagram illustrating the one exemplary embodiment of the method of enhancing the performance of a pipelined processor design according to the invention.

Fig. 13 is a logical flow diagram illustrating the generalized methodology of synthesizing processor logic using a hardware description language (HDL), the synthesized logic incorporating the pipeline performance enhancements of the present invention.

Fig. 14 is a block diagram of an exemplary RISC pipelined processor design incorporating various of the pipeline performance enhancements of the present invention.

Fig. 15 is a functional block diagram of one exemplary embodiment of a computer system useful for synthesizing gate logic implementing the aforementioned pipeline performance enhancements within a digital processor device.

10

15

20

25

30

Detailed Description

Reference is now made to the drawings wherein like numerals refer to like parts throughout.

As used herein, the term "processor" is meant to include any integrated circuit or other electronic device capable of performing an operation on at least one instruction word including, without limitation, reduced instruction set core (RISC) processors such as the ARCTM user-configurable core manufactured by the Assignee hereof, central processing units (CPUs), and digital signal processors (DSPs). The hardware of such devices may be integrated onto a single piece of silicon ("die"), or distributed among two or more die. Furthermore, various functional aspects of the processor may be implemented solely as software or firmware associated with the processor.

Additionally, it will be recognized by those of ordinary skill in the art that the term "stage" as used herein refers to various successive stages within a pipelined processor; i.e., stage 1 refers to the first pipelined stage, stage 2 to the second pipelined stage, and so forth.

It is also noted that while the following description is cast in terms of VHSIC hardware description language (VHDL), other hardware description languages such as Verilog® may be used to describe various embodiments of the invention with equal success. Furthermore, while an exemplary Synopsys® synthesis engine such as the Design Compiler 2000.05 (DC00) is used to synthesize the various embodiments set forth herein, other synthesis engines such as Buildgates® available from, inter alia, Cadence Design Systems, Inc., may be used. IEEE std. 1076.3-1997, IEEE Standard VHDL Synthesis Packages, describe an industry-accepted language for specifying a Hardware Definition Language-based design and the synthesis capabilities that may be expected to be available to one of ordinary skill in the art.

Lastly, it is noted that as used in this disclosure, the terms "breakpoint" and "breakpoint instruction" refer generally that class of processor instructions which result in an interrupt or halting of at least a portion of the execution or processing of instructions within the pipeline or associated logic units of a digital processor. As discussed in greater detail below, one such instruction comprises the "Brkx" class of instructions associated with the ARCTM extensible RISC processor previously referenced; however, it will be recognized that any number of different instructions meeting the aforementioned criteria may benefit from the methodology of the present invention.

It will be noted that while the various methodologies of the invention are described herein in terms of a particular sequence of steps, such descriptions are only exemplary of

10

15

20

25

30

the broader methods. Accordingly, the sequence of performace of such steps may in many cases be permuted, and/or additional steps added. Other steps may be optional. All such variations are considered to fall within the scope of the claims appended hereto.

Overview

Pipelined CPU instruction decode and execution is a common method of providing performance enhancements for CPU designs. Many CPU designs offer programmers the opportunity to use instructions that span multiple words. Some multi-word instructions permit a greater number of operands and addressing modes, while others enable a wider range of immediate data values. For multi-word immediate data, pipelined execution of instructions has some built-in limitations. As previously discussed, one of these limitations is the potential for an instruction containing long immediate data to be impacted by a pipeline stall before the long immediate data has been completely fetched from memory. This stalling of an incompletely fetched piece of data has several ramifications, one of which is that the otherwise executable instruction may be stalled before it is necessary. This leads to increased execution time and overhead, thereby reducing processor performance.

The present invention provides, inter alia, a way to avoid the stalling of long immediate data instructions so that performance is maximized. The invention further eliminates a critical path delay in a typical pipelined CPU by treating certain multi-word long immediate data instructions as a larger or "atomic" multi-word oversized instruction. These larger instructions are multi-word format instructions such as those employing long immediate data. Typical instruction types for the oversized instructions disclosed herein include "load immediate" and "jump" type instructions.

Processor instruction execution time is critical for many applications; therefore, minimizing so-called "critical paths" within the decode phase of a multi-stage pipelined processor is also an important consideration. One approach to improving performance of the CPU in all cases is removing the speed path limitations. The present invention accomplishes removal of such path limitations by, inter alia, reducing the number of critical path delays in the control logic associated with instruction fetch and decode, including decode of breakpoint instructions used during processes such as debug. By moving the breakpoint instruction decode from stage 1 (as in the prior art) to stage 2, the present invention eliminates the speed path constraint imposed by the breakpoint instruction; stage 1 instruction word decoding is advantageously removed from the critical path.

VOCID- -W/O 016037842 1 5

10

15

20

25

30

OID: JUD | 016037989 | 5

Delays in the pipeline are further reduced using the methods of the present invention through modifications to the pipeline hazard detection and control logic (and register structure), which effectively reveal more parallelism in the pipeline. Pipelining of operations which span multiple cycles is also utilized to increase parallelism.

The present invention further advantageously permits the data cache to be integrated into the processor core in a manner that allows the pipeline to advance one stage ahead of the data cache. In the particular case of the aforementioned ARCTM extensible RISC processor manufactured by the Assignee hereof, since the valid signal for returning loads (i.e., "Idvalid") does not necessarily influence pipeline movement, it can be assumed that the data cache will "hit" (i.e., contain the appropriate data value when accessed). Such cache hit allows the pipeline to move on to conduct further processing. If this assumption is wrong, and the requested data word is needed by an execution unit in stage 3, the pipeline can then be stalled. This "latent stall" approach improves pipeline performance significantly, since stalls within the pipeline due to cache "misses" are invoked only on an as-needed basis.

Appendix I provides detailed logic equations in HDL format detailing the method of the present invention in the context of the aforementioned ARCTM extensible RISC processor core. It will be recognized, however, that the logic equations of Appendix I (and those specifically described in greater detail below) are exemplary, and merely illustrative of the broader concepts of the invention.

While each of the improvement elements referenced above may be used in isolation, it should be recognized that these improvements advantageously may be used in combination. In particular, the combination of an instruction memory cache with the bypass logic will serve to maximize instruction execution rates. Likewise, the use of a data cache minimizes data related processor stalls. Combining the breakpoint function with memory caches mitigates the impact of the breakpoint function. Selection of combinations of these functions compromises complexity with performance. It will be appreciated that the choice of functions may be determined by a number of factors including the end application for which the processor is designed.

"Atomic" Instructions

The invention in one aspect prevents enabling the host to halt the core while an instruction with long immediate values in stage 2 has not merged. This results in making the instructions containing long immediate data non-stallable on the boundary between the instruction opcode and the immediate data. Consequently the instruction containing long

immediate data is treated as if the CPU was wider in word width for that instruction only. The foregoing functionality is specifically accomplished within the ARC™ core by connecting the hold_host value to the instruction merge logic, i.e. p2_merge_valid_r and p2limm. Fig. 5 illustrates one exemplary embodiment of the logical flow of this arrangement. The method 500 generally comprises first determining whether an instruction with long immediate (limm) data is present (step 502); if so the core merge logic is examined to determine whether merging in stage 2 of the pipeline has occurred (step 504). If merging has occurred (step 506), the halt signal to the core is enabled (i.e., "halt permissive" per step 508), thereby allowing the core to be halted at any time upon initiation by the host. If merging has not occurred per step 506, then the core waits one instruction cycle (step 510) and then re-examines the merge logic to determine if merging has occurred. Accordingly, long immediate instructions cannot be stalled unless merging has occurred, which effectively precludes stalling on the instruction/immediate data word boundary.

Appendix I hereto provides detailed logic equations (rendered in hardware description language) of one exemplary embodiment of the functionality of Fig. 5, specifically adapted for the aforementioned ARC core manufactured by the Assignee hereof.

Enhanced Parallelism

As previously shown in Fig. 4, the speed of each pipeline stage in the non-optimized prior art pipeline structure is bound by the slowest stage. Some functional blocks within the instruction fetch pipeline stage of the processor are not optimally placed within the pipeline structure.

Fig. 6 illustrates the impact on pipeline operation of the methods of enhanced parallelism according to the present invention. The dark shaded blocks 602, 604, 606, 608, 610 show areas of modification. These modifications, when implemented, produce significant improvements to the maximum speed of the core. Specifically, full pipelining of the blocks as in the present embodiment allows them to overlap with other blocks, and hence their propagation delay is effectively hidden. It is noted that these modifications do not change the instruction set architecture (ISA) in any way, but do produce slight changes in the timing of 64-bit instructions, instructions in delay slots, and jump indirect instructions which could need to bypass data words from slow execution units to generate nextpc.

5

10

15

20

25

30

10

15

20

25

30

~IN 016037882 1 5

Fig. 7 is a block diagram of the modified pipeline architecture 700 according to one embodiment of the invention. In the modified architecture of Fig. 7, the slow cache path does not influence the control path (unlike that of the prior art approach of Figs. 4 and 4a), thereby reducing processor pipeline delays. Specifically, the ivalid signal 702 produced by the data word selection and cache "hit" evaluation logic 704 is latched into the first stage latch 706. Additionally, the long immediate instruction word (pliw) signal 708 resulting from the logic 704 is latched into the first stage latch 706.

Using the arrangement of Fig. 7, the dataword fetch (ifetch) signal 717, which indicates the need to fetch instruction opcode or data from memory at the location being clocked into the program counter (pc) at the end of the current cycle, is decoupled or made independent of the ivalid signal 702. This results in the instruction cache 709 ignoring the ifetch signal 717 (except when a cache invalidate is requested, or on start-up).

Additionally, due to the latching arrangement of Fig. 7, the next program counter signal (nextpc) 716, which is indicative of the dataword address, is made independent of the word supplied by the memory controller (p1iw) 708 and ivalid 702. Using this approach, nextpc is only valid when ifetch 717 is true (i.e., required opcode or dataword needs to be fetched by the memory controller) and ivalid is true (apart from start-up, or after an ivalidate). Note that the critical path signal or unnecessarily slow signal is readily revealed when the "nextpc" path 416 is removed (dotted flow lines of Fig. 4a).

The hazard detection logic 722 and pipeline control logic 724 is further made independent of the ivalid signal 702; i.e., the stage 1, stage 2, and stage 3 enables (en1 727, en2 729, and en3 730, respectively) are decoupled from the ivalid signal 702. Therefore, influence on pipeline movement by ivalid 702 is advantageously avoided.

Instructions with long immediate data are merged in stage 2. This merge at stage 2 is a consequence of the foregoing independence of the hazard logic 722 and control logic 724 from ivalid 702; since these instructions with long immediate data are made up of multiple multi-bit words (e.g., two 32-bit data words), two accesses of the instruction cache 709 are needed. That is, an instruction with a long immediate should not move to stage 3 until both the instruction and long immediate data are available in stage 2 of the pipeline. This requirement is also imposed for jump instructions with long immediate data values. In current practice, the instruction opcode comes from stage 2 and the long immediate data from stage 1 when a long immediate instruction is issued, that is, when the instruction moves to stage 3.

The present invention further utilizes "structural stalls" to enhance pipeline performance such as when a slow functional unit (or operand fetch in the case of the xy memory extension) generates nextpc 716 (that is, jump register indirect instructions, j [rx], where the value of rx can be bypassed from a functional unit). As used herein, the term "structural stalls" refers to stall requirements that are defined by limitations inherent in the functional unit. One example of a structural stall is the operand fetch associated with the XY memory extension of the ARC processor. This approach advantageously allows slow forwarding paths to be removed, by prematurely stalling the impeding operation. For example, new program counter (pc) values are rarely generated by multipliers; if such values are generated by the multiplier, they can result in a cycle delay that is a 1 cycle stall or bubble, and allow next pc to be obtained from the register file 731. In general, the present invention exploits the stall that is inherent in generating a next PC address which is not sequentially linear in the address space. This occurs when a new PC value is calculated by an instruction such as jump. In addition, it may be appreciated that certain instruction sets permit arithmetic and logic operations to directly a new PC. Such computations also introduce a structural stall which under some circumstances may be exploited to continue operation of the CPU.

In addition to the foregoing, the present invention further removes or optimizes remaining critical paths within the processor using selective pipelining of operations. Specifically, paths that can be extended over more than one processor cycle with no processor performance loss can be selectively pipelined if desired. As an example, the process of (i) activating sleep mode, (ii) stopping the core, and (iii) detecting a breakpoint instruction, does not need to be performed in a single cycle, and accordingly is a candidate for such pipelining.

25

30

20

5

10

15

Breakpoint Instruction Decode Architecture

Referring now to Fig. 8, one embodiment of the modified breakpoint architecture of the invention is described. As illustrated in Fig. 8, the architecture 800 comprises generally a first stage latch (register) 801, an instruction cache 802, instruction request selection logic 804, an intermediate (e.g., second stage) latch 806, and instruction decode logic 808. The instruction cache 802 stores or caches instructions received from the latch 801 which are to be decoded by the instruction decode logic 808, thereby obviating at least some program memory accesses. The design and operation of instruction (program) caches is well known in the art, and accordingly will not be described further here. The instruction word(s) stored

10

15

20

25

30

within the instruction cache 802 is/are provided to the instruction request address selection logic 804, which utilizes the program counter (nextpc) register to identify the next instruction to be fetched, based on data 810 (e.g., 16-bit word) from the instruction decode logic 808 and the current instruction word. This data includes such information as condition codes and other instruction state information, assembled into a logical collection of information which is not necessarily physically assembled. For example, a condition code by itself may select an alternative instruction of be fetched. The address from which the instruction is to be fetched may be identified by a ariety of words such as the contents of a register or a data word from memory. The instruction word provided to the instruction request logic 804 is then passed to the intermediate latch 806, and read out of that latch on the next successive clock cycle by the instruction decode logic 808.

Hence, in the case of a breakpoint instruction, the decode of the instruction (and its subsequent execution) in the present embodiment is delayed until stage 2 of the pipeline. This is in contrast to the prior art decode arrangement (Fig. 1), wherein the instruction decode logic 808 is disposed immediately following the instruction cache 802, thereby providing for immediate decode of a breakpoint instruction after it is moved out of the instruction cache 802 (i.e., in the first stage), which places the decode operation in the critical path.

Additionally, in order to move the breakpoint instruction decode to stage 2 as described above, the program counter (pc) of the present embodiment is changed from the current value to the breakpoint pc value through a simple assignment. This modification is required based on timing considerations; specifically, by the time the breakpoint instruction is decoded, the pc has already been updated to point to the next instruction. Hence, the pc value must be "reset" back to the breakpoint instruction value to account for this decoding delay.

The following examples illustrate the operation of the modified breakpoint instruction decode architecture of the present invention in detail.

Example 1- Delay Slot

Fig. 8a and the discussion following hereafter illustrate how a breakpoint instruction located with in a delay slot is processed using the present invention. As is well known in the digital processing arts, delay slots are used in conjunction with certain instruction types for including an instruction which is executed during execution of the parent instruction. For example, a "jump delay slot" is often used to refer to the slot within a pipeline subsequent to a branching or jump instruction being decoded. The instruction after the

10

15

20

25

30

branch (or load) is executed while awaiting completion of the branch/load instruction. It will be recognized that while the example of Fig. 8a is cast in terms of a breakpoint instruction disposed in the delay slot after a "Jump To" instruction, other applications of delay slots may be used, whether alone or in conjunction with other instruction types, consistent with the present invention.

19

Note that as used herein, the nomenclature " <name><Address>" refers to the instruction name at a given address. For example, "J.d_A" refers to a "Jump To" instruction at address A.

In step 820 of Fig. 8a, an instruction (e.g, "Jump To" at address A, or "J.d_A") is requested. Next, the breakpoint instruction at address B (Brk_B) is requested in step 822. In step 824, the target address at address C (Target_C) is requested. The target address is saved in the second operand register or the long immediate register of the processor in the illustrated example. The instruction in the fetch stage is killed.

Next, in step 826, the breakpoint instruction of step 822 above (Brk_B) is decoded. The current pc value is updated with the value of lastpc, the address of Brk_B rather than the address of Target_C, as previously described. An extra state is also implemented in the present embodiment to indicate (i) that a 'breakpoint restart' is needed, and (ii) if the breakpoint instruction was disposed in a delay slot (which in the present example it is).

In step 828, the "Jump To" instruction J.d_A completes, and once all other multicycle instructions have completed, the core is halted, reporting a break instruction. Next, in step 830, the host takes control and changes Brk_B to Add_B (for example, by a "write" to main memory). The host then invalidates the memory mapping of address B by either invalidating the entire cache or invalidating the associated cache line. The host then starts the core running.

After the core is running, the add instruction at address B, Add_B, is fetched using the current program counter value (currentpc) in step 832. Then, in step 834, the target value at address C (Target_C) is requested, using the target address from stage 3 of the pipeline. The current program counter value (currentpc) is set equal to the Target_C address. In step 836, Target_C is requested. Lastly, in step 838, the Target_C is requested.

Note that in the example of Fig. 8a above, the breakpoint instruction execution is complicated by the presence of a delay slot. This requires the processor to restart operation at the delay slot after the completion of the breakpoint instruction. The instruction at the delay slot address is then executed, followed by the instruction at the address specified by the jump instruction. The program continues from the target address.

WO 01/69378

5

10


15

20

25

30

20



Example 2 - Non-delay Slot Breakpoint Use

Fig. 8b and subsequent discussion illustrate how a breakpoint instruction is normally handled within the pipeline when a delay slot is not present.

First, in step 840, an add at address A (Add_{A)} is requested. A breakpoint instruction at address B (Brk_{B)} is then requested in step 842. A "move" at address C (Mov_C) is next requested in step 844. The instruction in the fetch stage (stage 1) is killed. The breakpoint instruction (Brk_B) is next decoded in step 846. The current pc value is updated with the value of lastpc, i.e., the address of Brk_B rather than the address of the instruction following Mov_C. Mov_C is killed.

Next, in step 848, the Add_A instruction completes, and once all other multi cycle instructions (including delayed loads) have completed, the processor is halted, reporting a break instruction. The host then takes control in step 850, changing Brk_B to Add_B (such as by a write to main memory). The host then invalidates the memory mapping of address B by either invalidating the entire cache or invalidating the associated cache line. The host then starts the core running again per step 850.

In step 852, the add instruction at address B (Add_B) is fetched using the current address in the program counter (currentpc). A move at address C (Mov_C) is again requested in step 854. Mov₂_C is then requested in step 856, and lastly Mov₃_C is requested in step 858.

Example 3 - Stalled Jump and Branches

Referring now to Fig. 8c, in step 860, the jump instruction J.d_A is requested. The breakpoint instruction (Brk_B) is next requested in step 862. Target_C is next requested in step 864. The target address is saved in the second operand register or the long immediate register in the illustrated embodiment, although it will be recognized that other storage locations may be utilized.

The breakpoint instruction (Brk_B) is next decoded in step 866. Current pc is updated with the value of lastpc, the address of Brk_B rather than the address of Target_C. As with the example of Fig. 8b above, an extra state is added to indicate (i) that a 'breakpoint restart' is needed, and (ii) if the breakpoint instruction was in a delay slot. The "Jump To" instruction J.d_A is stalled in stage 3 since, *inter alia*, it may be a link jump. Once all other multi cycle instructions have completed the core is halted, and a break instruction reported. In step 868, the host takes control and changes Brk_B to Target_C. The host then invalidates

10

15

20

25

30

the memory mapping of address B by either invalidating the entire cache or invalidating the associated cache line. The host then starts the core running in step 870.

The add instruction at address B (AddB) is next fetched using the address of the currentpc. In step 874, Target_C is requested, using the target address from stage 3 (execute) of the pipeline. The currentpc address is set equal to the Target_C address. Target2_C is then requested per step 876, and Target3_C is requested per step 878.

Note that in the example of Fig. 8c, the breakpoint instruction is disposed in a delay slot, but the processor pipeline is stalled. The breakpoint instruction is held for execution until the multi-cycle instructions have completed executing. This limitation is imposed to prevent leaving the core in a state of partial completion of a multi-cycle instruction during the breakpoint instruction execution.

Bypass Logic

Referring now to Fig. 9, the bypass logic 900 of the present invention comprises bypass operand selection logic 902, one or more single cycle functional units 904, one or more multi-cycle functional units 906, result selection logic 908 operatively coupled to the output of the single cycle functional units, a register 910 coupled to the output of the result selection logic 908 and the multi-cycle functional units 906, and more multi-cycle functional units 912 and result selection logic 914 coupled sequentially to the output of the register 910 as part of the second execute stage 920. A second register 918 is also coupled to the output of the result selection logic 914. A return path 922 connects the output of the second stage result selection logic 914 to the input of a third "multi-function" register 924, the latter providing input to aforementioned bypass operand selection logic 902. A similar return path 926 is provided from the output of the first stage result selection logic 908 to the input of the third register 924. As used herein, the term "single-cycle" refers to instructions which have only one execute stage, while the term "multi-cycle" refers to instructions having two or more execute stages. Of particular interest are the instructions that are multicycle by virtue of a need to load long immediate data. These instructions are formed, e.g., by two sequential instruction words in the instruction memory. The first of the words generally includes the op-code for the instruction, and potentially part of the long immediate data. The second word is made up of all (or the remainder) of the long immediate data.

By employing the bypass arrangement of Fig. 9, the present invention replaces the register or memory location used in prior art systems such as that illustrated in Fig. 2 with a

10

15

20

25

30

special register 924 that serves multiple purposes. When used in a "bypass" mode, the special register 924 retains the summation result and presents the summation result as a value to be selected from by an instruction. The result is a software loop that can execute nearly as fast as custom-built hardware. The execution pipeline fills with the instructions to perform the sum of products operation and the bypass logic permits the functional units to operate at peak speed without any additional addressing of memory. Other functions of this register 924 (in addition to the aforementioned "bypass" mode operation) include (i) latching the source operands to permit fully static operation, and (ii) providing a centralized location for synchronization signal/data movement.

As can be seen from Fig. 9, the duration for single cycle instructions in the present embodiment of the pipeline is unchanged as compared to that for the prior art arrangement (Fig. 2); however, multi-cycle instructions benefit from the pipeline arrangement of the present invention by effectively removing the bypass logic during the last cycle of the multi-cycle execution. Note that in the case of single cycle instructions, the bypass logic is not on the critical path because the datapath is sequenced to permit delay-free operation. By moving the latches (register) 924 to the front of the datapath as in Fig. 9, the second and subsequent cycles required for instruction execution are provided with additional time. This additional time comes from the fact that there are no additional decoding delays associated with the logic for the functional units and operand selection, and because the register 924 may be clocked by a later pipeline stage. Since a later stage clock signal may be used to clock the register, the register latching is accomplished prior to the clock signal associated with the operand decode logic. Hence, the operand decode logic is not "left waiting" for the latching of the register 924.

In one exemplary design of the ARCTM core incorporating the bypass logic functionality of the invention as described above with respect to Fig. 9, the decode logic 900 and functional units 904, 906 are constrained to be minimized simultaneously. This constraint during design synthesis advantageously produces one fewer level of gate delay in the datapath as compared to the design resulting if such constraint is not imposed, thereby further enhancing pipeline performance. It will be appreciated that this refinement is not necessary to practice the essence of the invention, but serves to further the perfromance enhancement of the invention.

The results of the previous operation (specifically, in the forgoing sum-of-products example, the sum from a given iteration) are provided to the multi-function register 924 which in turn provides the sum value directly to the input of the bypass operand selection

WO 01/69378 PCT/US01/07360

5

10

15

20

25

30

logic 902. In this fashion, the bypass operand selection logic 902 is not required to access a memory location or another register repeatedly to provide the operands for the summation operation.

It is also noted that the present invention may advantageously be implemented "incrementally" by moving lesser amounts of the bypass logic to the execution stage (e.g., stage 3). For example, rather than moving all bypass logic to stage 3 as described above, only the logic associated with bypassing of late arriving results of functional units can be moved to stage 3. It will be appreciated that differing amounts of logic optimization will be obtained based on the amount of bypass logic moved to stage 3.

In addition to the structural improvement in performance as previously described (i.e., obviating memory/register accesses during each iteration of multi-cycle instructions, thereby substantially reducing the total number of memory/register accesses performed during any given iterative calculation), there are several additional benefits provided by employing the bypass logic arrangement of the present invention. One such benefit is that by removing the interposed register between the bypass operand selection and the functional units (shown in Fig. 2), design compilers can better optimize the generated logic to maximize speed and/or minimize the number of gates in the design. Specifically, the design compiler does not have to consider and account for the presence of the register interposed between the bypass operand selection logic and the single/multi-cycle functional units.

Another benefit is that by grouping the registers and logic in the improved fashion of Fig. 9, the bypass function is better isolated from the rest of the design. This makes VHDL simulations potentially execute faster and simplifies fault analysis and coverage.

In sum, two primary benefits are derived from the improved bypass logic design described above. The first benefit is the ability to manage late arriving results from the functional units more efficiently. The second benefit is that there is better logic optimization within the device.

The first benefit may be obtained by only moving the minimum required portion of the logic to the improved location. The second benefit may be attained in varying degrees by the amount of logic that is moved to the new location. This second benefit derives at least in part from the synthesis engine's improved ability to optimize the results. The ability to optimize the results stems from the way in which the exemplary synthesis engine functions. In specific, synthesis engines generally treat all logic between registers as a single block to be optimized. Blocks that are divided by registers are optimized only to the

10

15

20

25

30



registers. By moving the operand selection logic so that no registers are interposed between it and the functional unit logic, the synthesis engine can perform a greater degree of optimization.

More detail on the design synthesis process incorporating the bypass logic of the present invention is provided herein with respect to Fig. 13.

Referring now to Fig. 10, a method for operating the pipeline of a pipelined processor which facilitates the bypass of various components and registers so as to maximize processor performance during iterative operations (e.g., sum of products) is disclosed. The first step 1002 of the method 1000 comprises providing a multi-function register 914 such as that described with respect to Fig. 9 above. This register is defined in step 1004 to include a "bypass mode", wherein during such bypass mode the register maintains the result of a multi-cycle scalar operation therein. In this fashion, the bypass operand selection logic 902 is not required to access memory or another location to obtain the operand (e.g., Sum value) used in the iterative calculation as in prior art architectures. Rather, the operand is stored by the register 914 for at least a part of one cycle, and provided directly to the bypass operand selection logic using decode information from the instruction to select register 914 directly without the need for any address generation. This type of register access differs from the general purpose register access present in RISC CPUs in that no address generation is required. General purpose register access requires register specification and/or address generation which consumes a portion of an instruction cycle and requires the use of the address generation resource of the CPU. The register employed in the bypass logic is an "implied" register that is specified by the instruction being executed without the need for a separate register specification. For certain instructions the registers of the datapath may function the same as an accumulator or other register. The value stored in the datapath register is transferred to a general purpose register during a later phase of the pipeline operation. In the meantime, iteration or other operations continue to be processed at full speed.

Next, in step 1006, a multi-cycle scalar operation is performed by the processor a first time. In the foregoing example of the sum-of-products calculation, such an operation comprises one iteration of the "Multiply" and "Sum" sub-operations, the result of the Sum sub-operation being provided back to the multi-function register 914 per step 1008 for direct use in the next iteration of the calculation.

In step 1010, the result of the previous iteration is provided directly from the register 914 to the bypass operand selection logic 902 via a bus element.

PCT/US01/07360

WO 01/69378

Lastly, a second iteration of the operation is performed using the result of the first operation from the register 914, and another operand supplied by the address generation logic of the RISC CPU. The iterations are continued until the multi-cycle operation is completed (step 1011), and the program flow stopped or other wise continued (step 1012).

25

Data Cache Integration

5

10

15

20

25

30

Integration of the data cache can have a profound effect on the speed of the processor. In general, the modified control of the data cache according to the present invention is accomplished through data hazard control logic modifications. The following discussion describes several enhancements to the prior art data cache integration scheme of Fig. 3 made by the present invention, including (i) assumption of data cache "hit" unless a "miss" actually occurs; (ii) improved instruction request address generation; and (iii) relocation of bypass logic from stage 2 (decode) to stage 3 (execute). It should also be noted that some of these modifications provide other benefits in the operation of the core in addition to improved pipeline performance, such as lower operating power, reduced memory accesses, and improved memory performance.

Referring now to Figs. 11 and 11a, the improved data cache structure and method of the present invention is described in further detail.

One embodiment of the improved data cache architecture is shown in Fig. 11, in the context of the multi-stage pipeline of the aforementioned ARCTM RISC processor. The architecture 1100 comprises a data cache 1102, bypass operand selection logic 1104 (decode stage), result selection logic 1106 (2 logic levels), latch control logic 1108 (2 levels), program counter (nextpc) address selection logic 1110 (2 levels), and cache address selection logic 1112 (2 levels), each of the logic units 1106, 1108, 1112 operatively supplying a third stage latch (register) 1116 disposed at the end of the second execution stage (E2) 1118. Summation logic 1111 is also provided which sums the outputs of the bypass operand selection logic 1104 prior to input to the multiplexers 1120, 1122 in the data cache 1102.

In addition to the multiplexers 1120, 1122, the data cache 1102 comprises a plurality of data random access memory (RAM) devices 1126 (0 through w-1), further having two sets of associated tag RAMs 1127 (0 through w-1) as shown. As used herein, the variable "w" represents the number of ways that a set associative cache may be searched. In general, w corresponds to the width of the memory array in multples of a word. For example, the memory may be two words wide (w=2) and the memory is then

10

15

20

25

30

divided into two banks for access. The output of the data RAMs 1126 is multiplexed using a (w-1) channel multiplexer 1131 to the input of the byte/word/long word extraction logic 1132, the output of which is the load value 1134 provided to the result selection logic 1106. The output of each of the tag RAMs 1127 is logically ORed with the output of the summation logic 1111 in each of the 0 through w-1 memory units 1138. The outputs of the memory units 1138 are input in parallel to a logical "OR" function 1139 which determines the value of the load valid (Idvalid) signal 1140, the latter being input to the latch control logic 1108 prior to the third stage latch 1116.

In comparison to the prior art arrangement of Fig. 3 previously described, the present embodiment has relocated the bypass operand selection logic from the decode stage (and E2 stage) of the pipeline to the first execute stage (E1) as shown in Fig. 11. Additionally, the nextpc address selection logic 1110 receives the load value immediately after the data cache multiplexer 1131, as opposed to receiving the load value after the results selection logic as in Fig. 3. The valid signal for returning loads (Idvalid) 1140 is also routed directly to the two-level latch control logic 1108, versus to the pipeline control and hazard detection logic as in Fig. 3.

The foregoing modifications provide the following functionality:

- (i) Assumption of data cache "hit" In contrast to the prior art approach of Figs. 3 and 3a, the Idvalid signal 1140 does not influence pipeline movement in the present invention, since it is decoupled from the control logic and hazard detection logic. Rather, it is assumed that the data cache will "hit", and therefore the pipeline will continue to move. If this assumption is wrong, and the requested dataword is needed by an execution unit in the execution stage (E1 or E2), the pipeline is stalled at that point When the data cache 1102 makes the dataword available to the execution unit in need thereof, the operand for the instruction in the decode stage is updated.
- (ii) Instruction Request Address Generation Word or byte extracted load results do not usually generate the instruction request address for a jump register indirect instruction (e.g., j [rx]). Therefore, as part of the present invention, the instruction request address is generated earlier by the next address selection logic of figure 11, and a jump register indirect address where the register value is bypassed from a load byte or word causes a structural pipeline stall.

10

15

20

25

30

(iii) Relocation of Bypass Logic – As illustrated in Fig. 11, the present invention also relocates the bypass operand selection logic from stage 2 (decode) to stage 3 (execute E1), and from execute E2 to E1, to allow the multi-cycle/multi-stage functional units cache extra time on all cycles but the first.

Fig. 11a graphically illustrates the movement of the pipeline of an exeplary processor configured with the data cache integration improvements of the present invention. Note that the un-dashed bypass arrow 1170 indicates prior art bypass logic operation, while the dashed bypass arrow 1172 indicates bypass logic if it is moved from stage 2 to 3 according to the present invention. The following provides and explanation of the operation of the data cache of Fig. 11a.

In step 1174, a load (Ld) is requested. Next, a Mov is requested per step 1176. An Add is then requested per step 1178. In step 1180, the Ld begins to execute. In step 1182, the Mov begins to execute, and the cache misses. The Mov operation moves through the pipeline per step 1184. The Add operation stalls in execute stage E1, since the cache missed and the Add is dependent on the cache result. The cache then returns the Load Result Value per step 1186, and the Add is computed per step 1188. The Add moves through the pipeline per step 1190, the Add result is written back per step 1192.

As illustrated in Fig. 11a, the improved method of data cache integration of the present invention reduces the number of stalls encountered, as well as the impact of a cache "miss" (i.e., condition where the instruction is not cached in time) during the execution of the program. The present invention results in the add instruction continuing to move through the pipeline until reference 'f' saving instruction cycles. Further, by delaying pipeline stalls, the overall performance of the processor is increased.

Method of Enhancing Performance of Processor Design

Referring now to Fig. 12, a method of enhancing the performance of a digital processor design such as the extensible ARC™ of the Assignee hereof is described. As illustrated in Fig. 12, the method generally comprises first providing a processor design which is non-optimized (step 1202), including *inter alia* critical path signals which unnecessarily delay the operation of the pipeline of the design. For example, the non-optimized prior art pipeline(s) of Figs. 1 through 4a comprises such designs, although others may clearly be substituted. In the present embodiment of the method, the processor

10

15

20

25

30

design further includes an instruction set having at least one breakpoint instruction, for reasons discussed in greater detail below.

Next, in step 1204, a program comprising a sequence of at least a portion of the processor's instruction set (including for example the aforementioned breakpoint instruction) is generated. The breakpoint instruction may be coded within a delay slot as previously described with respect to Fig. 8a herein, or otherwise.

Next, in step 1206, a critical path signal within the processing of program within the pipeline is identified. In the illustrated embodiment, the critical path is associated with the decode and processing of the breakpoint instruction. The critical path is identified through use of a simulation running a simulation program such as the "ViewsimTM" program manufactured by Viewlogic Corporation, or other similar software. Fig. 4a illustrates the presence of a critical path signal in the dataword address (e.g., nextpc) generation logic of a typical processor pipeline.

Next, in step 1208 the architecture of the pipeline logic is modified to remove or mitigate the delay effects of the non-optimized pipeline logic architecture. In the illustrated embodiment, this modification comprises (i) relocating the instruction decode logic to the second (decode) stage of the pipeline as previously described with reference to Fig. 8, and (ii) including logic which resets the program counter (pc) to the breakpoint address, as previously described.

The simulation is next re-run (step 1210) with the modified pipeline configuration to verify the operability of the modified pipeline, and also determine the impact (if any) on pipeline operation speed. The design is then re-synthesized (step 1212) based on the foregoing pipeline modifications. The foregoing steps (i.e., steps 1206, 1208, 1210, and 1212, or subsets thereof) are optionally re-performed by the designer (step 1214) to further refine and improve the speed of the pipeline, or to optimize for other core parameters.

Method of Synthesizing

Referring now to Fig. 13, the method 1300 of synthesizing logic incorporating the long instruction word functionality previously discussed is described. The generalized method of synthesizing integrated circuit logic having a user-customized (i.e., "soft") instruction set is disclosed in Applicant's co-pending U.S. Patent Application Serial No. 09/418,663 entitled "Method And Apparatus For Managing The Configuration And Functionality Of A Semiconductor Design" filed October 14, 1999, which is incorporated herein by reference in its entirety.

10

15

20

25

30

While the following description is presented in terms of an algorithm or computer program running on a microcomputer or other similar processing device, it can be appreciated that other hardware environments (including minicomputers, workstations, networked computers, "supercomputers", and mainframes) may be used to practice the method. Additionally, one or more portions of the computer program may be embodied in hardware or firmware as opposed to software if desired, such alternate embodiments being well within the skill of the computer artisan.

Initially, user input is obtained regarding the design configuration in the first step 1302. Specifically, desired modules or functions for the design are selected by the user, and instructions relating to the design are added, subtracted, or generated as necessary. For example, in signal processing applications, it is often advantageous for CPUs to include a single "multiply and accumulate" (MAC) instruction. In the present invention, the instruction set of the synthesized design is further modified so as to incorporate the desired aspects of pipeline performance enhancement (e.g. "atomic" instruction word) therein.

The technology library location for each VHDL file is also defined by the user in step 1302. The technology library files in the present invention store all of the information related to cells necessary for the synthesis process, including for example logical function, input/output timing, and any associated constraints. In the present invention, each user can define his/her own library name and location(s), thereby adding further flexibility.

Next, in step 1303, the user creates customized HDL functional blocks based on the user's input and the existing library of functions specified in step 1302.

In step 1304, the design hierarchy is determined based on user input and the aforementioned library files. A hierarchy file, new library file, and makefile are subsequently generated based on the design hierarchy. The term "makefile" as used herein refers to the commonly used UNIX makefile function or similar function of a computer system well known to those of skill in the computer programming arts. The makefile function causes other programs or algorithms resident in the computer system to be executed in the specified order. In addition, it further specifies the names or locations of data files and other information necessary to the successful operation of the specified programs. It is noted, however, that the invention disclosed herein may utilize file structures other than the "makefile" type to produce the desired functionality.

In one embodiment of the makefile generation process of the present invention, the user is interactively asked via display prompts to input information relating to the desired design such as the type of "build" (e.g., overall device or system configuration), width of


10

15

20

25

30



the external memory system data bus, different types of extensions, cache type/size, etc. Many other configurations and sources of input information may be used, however, consistent with the invention.

In step 1306, the user runs the makefile generated in step 1304 to create the structural HDL. This structural HDL ties the discrete functional block in the design together so as to make a complete design.

Next, in step 1308, the script generated in step 1306 is run to create a makefile for the simulator. The user also runs the script to generate a synthesis script in step 1308.

At this point in the program, a decision is made whether to synthesize or simulate the design (step 1310). If simulation is chosen, the user runs the simulation using the generated design and simulation makefile (and user program) in step 1312. Alternatively, if synthesis is chosen, the user runs the synthesis using the synthesis script(s) and generated design in step 1314. After completion of the synthesis/simulation scripts, the adequacy of the design is evaluated in step 1316. For example, a synthesis engine may create a specific physical layout of the design that meets the performance criteria of the overall design process yet does not meet the die size requirements. In this case, the designer will make changes to the control files, libraries, or other elements that can affect the die size. The resulting set of design information is then used to re-run the synthesis script.

If the generated design is acceptable, the design process is completed. If the design is not acceptable, the process steps beginning with step 1302 are re-performed until an acceptable design is achieved. In this fashion, the method 1300 is iterative.

Fig. 14 illustrates an exemplary pipelined processor fabricated using a 1.0 um process. As shown in Fig. 14, the processor 1400 is an ARCTM microprocessor-like CPU device having, inter alia, a processor core 1402, on-chip memory 1404, and an external interface 1406. The device is fabricated using the customized VHDL design obtained using the method 1300 of the present invention, which is subsequently synthesized into a logic level representation, and then reduced to a physical device using compilation, layout and fabrication techniques well known in the semiconductor arts. For example, the present invention is compatible with 0.35, 0.18, and 0.1 micron processes, and ultimately may be applied to processes of even smaller or other resolution. An exemplary process for fabrication of the device is the 0.1 micron "Blue Logic" Cu-11 process offered by International Business Machines Corporation, although others may be used.

It will be appreciated by one skilled in the art that the processor of Figure 14 may contain any commonly available peripheral such as serial communications devices, parallel

10

15

20

25

30

ports, timers, counters, high current drivers, analog to digital (A/D) converters, digital to analog converters (D/A), interrupt processors, LCD drivers, memories and other similar devices. Further, the processor may also include custom or application specific circuitry, including an RF transceiver and modulator (e.g., Bluetooth™ compliant 2.4 GHz transceiver/modulator), such as to form a system on a chip (SoC) device useful for providing a number of different functionalities in a single package. The present invention is not limited to the type, number or complexity of peripherals and other circuitry that may be combined using the method and apparatus. Rather, any limitations are imposed by the physical capacity of the extant semiconductor processes which improve over time. Therefore it is anticipated that the complexity and degree of integration possible employing the present invention will further increase as semiconductor processes improve.

It is also noted that many IC designs currently use a microprocessor core and a DSP core. The DSP however, might only be required for a limited number of DSP functions, or for the IC's fast DMA architecture. The invention disclosed herein can support many DSP instruction functions, and its fast local RAM system gives immediate access to data. Appreciable cost savings may be realized by using the methods disclosed herein for both the CPU & DSP functions of the IC.

Additionally, it will be noted that the methodology (and associated computer program) as previously described herein can readily be adapted to newer manufacturing technologies, such as 0.18 or 0.1 micron processes (e.g. "Blue LogicTM" Cu-11 process offered by IBM Corporation), with a comparatively simple re-synthesis instead of the lengthy and expensive process typically required to adapt such technologies using "hard" macro prior art systems.

Referring now to Fig. 15, one embodiment of a computing device capable of synthesizing logic structures capable of implementing the pipeline performance enhancement methods discussed previously herein is described. The computing device 1500 comprises a motherboard 1501 having a central processing unit (CPU) 1502, random access memory (RAM) 1504, and memory controller 1505. A storage device 1506 (such as a hard disk drive or CD-ROM), input device 1507 (such as a keyboard or mouse), and display device 1508 (such as a CRT, plasma, or TFT display), as well as buses necessary to support the operation of the host and peripheral components, are also provided. The aforementioned VHDL descriptions and synthesis engine are stored in the form of an object code representation of a computer program in the RAM 1504 and/or storage device 1506 for use by the CPU 1502 during design synthesis, the latter being well known in the

5

10

15

20

computing arts. The user (not shown) synthesizes logic designs by inputting design configuration specifications into the synthesis program via the program displays and the input device 1507 during system operation. Synthesized designs generated by the program are stored in the storage device 1506 for later retrieval, displayed on the graphic display device 1508, or output to an external device such as a printer, data storage unit, fabrication system, other peripheral component via a serial or parallel port 1512 if desired.

It will be recognized that while certain aspects of the invention are described in terms of a specific sequence of steps of a method, these descriptions are only illustrative of the broader methods of the invention, and may be modified as required by the particular application. Certain steps may be rendered unnecessary or optional under certain circumstances. Additionally, certain steps or functionality may be added to the disclosed embodiments, or the order of performance of two or more steps permuted. All such variations are considered to be encompassed within the invention disclosed and claimed herein.

While the above detailed description has shown, described, and pointed out novel features of the invention as applied to various embodiments, it will be understood that various omissions, substitutions, and changes in the form and details of the device or process illustrated may be made by those skilled in the art without departing from the invention. The foregoing description is of the best mode presently contemplated of carrying out the invention. This description is in no way meant to be limiting, but rather should be taken as illustrative of the general principles of the invention. The scope of the invention should be determined with reference to the claims.

APPENDIX I -HDL DESCRIPTION

	This file has been redacted		
5		Confidential Information mited Distribution to Authorized Persons Only ated 1996 and Protected as an Unpublished Work Under the U.S. Copyright Act of 1976. Copyright © 1996 - 2001 ARC CORES LTD.	
10		All Rights Reserved.	
15	Inputs and Outpu I indicates a la	ts: tched signal, U indicates an signal produced by logic.	
		Stage 1 - Opcode fetch	
20	in pliw[31:0] controller.	U The instruction word supplied by the memory	
25	is	It is considered to be valid when the ivalid signal true.	
	 in ivalid this	U Qualifying signal for pliw[31:0]. When it is low,	
30	 not	indicates that the m/c has not been able to fetch the requested opcode, and that the program counter should	
25	depending	be incremented. The pipeline might be stalled, upon whether the instruction in stage 2 needs to look	
35	at 	the instruction in stage 1. When it is true, the instruction is clocked into pipeline stage 2 provided that the pipeline is able	
40	 	move on.	
	in ivic Cache).	U Indicates that all values in the cache are to be invalidated. (it stands for InValidate Instruction	
45	from a	It is anticipated that this signal will be generated decode of an SR instruction. Note that due to the pipelined nature of the ARC, up	
50	to three	instructions could be issued following the SR which	
55	when a	the ivic signal. Cache invalidates must be suppressed line is being loaded from memory. This is done at the	
	 out pcen	auxiliary register which generates ivic. U Program counter enable. When this signal is true,	
<i>5</i> 0	the pc	will change at the end of the cycle, indicating that	
60	the		

		memory controller needs to do a fetch on the next
	cycle	using the address which will appear on currentpc[],
	which	using the address which will appear on carrentpoty,
5		is supplied from aux_regs.vhd.
_		This signal is affected by interrupt logic and all
	the	la controllar chara anables
		other pipeline stage enables.
10	out ifetch	U This signal, similar to pcen, indicates to the
10	memory	
		controller that a new instruction is required, and
	should	be fetched from memory from the address which will be
15		clocked into currentpc[25:2] at the end of the cycle.
13	It	
		is also true for one cycle when the processor has
	been	started following a reset, in order to get the ball
20		rolling.
20		An instruction fetch will also be issued if the host
		changes the program counter when the ARC is halted,
	· ·	provided it is not directly after a reset. The ifetch signal will never be set true whilst the
25		memory controller is in the process of doing an
25		instruction fetch, so it may be used by the memory
		controller as an acknowledgement of instruction
	receipt.	
20	out inording	U This signal is true when an instruction fetch has
30	<pre> out ipending been</pre>	
		issued, and it has not yet completed. It is not true
		directly after a reset before the ARC has started, as
35	no 	instruction fetch will have been issued. It is used
55	to	
		hold off host writes to the program counter when the
	ARC	is halted, as these accesses will trigger an
40	 instruction	is mailed, as these accesses will drigger an
70		fetch.
45	out plint	U indicates that an interrupt has been detected, and
	an 	interrupt-op will be inserted into stage 2 on the
	next	
		cycle, (subject to pipeline enables) setting p2int
50	true.	This signal will have the effect of canceling the
		instruction currently being fetched by stage 1 by
	causing	
		p2iv to be set false at the end of the cycle when
55	plint	i a tempo
		is true.
	out enl	U Stage 2 pipeline latch control. True when an
	instruction	
		is being latched into pipeline stage 2. Will be true
۷0	 instructions	at different times to pcen, as it allows junk
60	instructions	to be latched into the pipeline.
		•

5		*** A feature of this signal is that it will allow an instruction be clocked into stage 2 even when stage 3 is halted, provided that stage 2 contains a killed instruction (i.e. p2iv = '0'). This is called a 'catch-up'. ***
		Stage 2 - Operand fetch
10	out en2	U Pipeline stage 2 enable. When this signal is true,
		instruction in stage 2 can pass into stage 3 at the
15	end	of the cycle. When it is false, it will hold up stage
	2	and stage 1 (pcen).
20 ·	out p2i[4:0]	L Opcode word. This bus contains the instruction word which is being executed by stage 2. It must be
	qualified 	by p2iv.
25	out p2iv	L Opcode valid. This signal is used to indicate that
25	the	opcode in pipeline stage 2 is a valid instruction.
	The	instruction may not be valid if a junk instruction
30	has	been allowed to come into the pipeline in order to
	allow	the pipeline to continue running when an instruction cannot be fetched by the memory controller.
.35	out fsla[5:0]	L Source 1 register address. This is the B field from
	the	instruction word, sent to the core registers (via
40	hostif)	and the LSU. It is qualified for LSU use by slen.
40	out s2a[5:0] the	L Source 2 register address. This is the C field from
. 45	 	instruction word, sent to the core registers and the LSU. It is qualified for LSU use by s2en.
73	out dest[5:0] from	L Destination register address. This is the A field
50	 	the instruction word, send to the LSU for register scoreboarding of loads. It is qualified by the desten signal.
	out slen	U This signal is used to indicate to the LSU that the instruction in pipeline stage 2 will use the data
55	from 	the register specified by fsla[5:0]. If the signal is not true, the LSU will ignore fsla[5:0]. This signal includes p2iv as part of its decode.
60	out s2en from	U This signal is used to indicate to the LSU that the instruction in pipeline stage 2 will use the data

		36
	 	the register specified by s2a[5:0]. If the signal is not true, the LSU will ignore s2a[5:0]. This signal includes p2iv as part of its decode.
5	in xholdup12	U From extensions. This signal is used to hold up
	pipeline 	stages 1 and 2 (pcen, enl and en2) when extension
10	logic 	requires that stage 2 be held up. For example, a core register is being used as a window into SRAM, and the
	SRAM	is not available on this cycle, as a write is taking
	place 	from stage 4, the writeback stage. Hence stage 2 must
15	be held 	to allow the write to complete before the load can
	happen.	Stages 3 and 4 will continue running.
20	out desten	U This signal is used to indicate to the LSU that the instruction in pipeline stage 2 will use the data
25	from 	the register specified by dest[5:0]. If the signal is not true, the LSU will ignore dest[5:0]. This signal includes p2iv as part of its decode.
	out p2offset[1	9:0] L This bus carries the region of the instruction
30	which	contains the branch offset. It is used by the program counter generation logic when the instruction in
	stage 2 	is a Bcc/BLcc or LPcc.
2.5		U This signal is produced from the result of the
35	internal	stage 2 condition code unit or from an extension cc
	unit 	(if implemented). A bit (bit 5) in the instruction
40	selects 	between the internal and extension cc unit results. As stage 2 conditionals are only used by branch and
	jump 	instructions, the logic to produce this signal is
45	simpler 	than that required from p3condtrue, which takes into account the complications presented by short
	immediate 	data registers, amongst other things. When using p2condtrue, a decode for a branch/jump instruction
50	must 	always be included along with a check for p2iv = '1'.
	out p2setflag	s L This is bit 8 from the instruction word at stage 2, i.e. the .F or setflags bit used in the jump
55	instruction.	It is used in flags. vhd to determine whether the
<i>(</i> 0	flags 	should be loaded by a jump instruction. The stage 3 signal p3setflags is much more complicated, having to take into account the complications presented by
60	short	

		immediate data, amongst other things.
	in p2int	L This signal indicates that an interrupt jump
5	instruction	(fantasy instruction) is currently in stage 2. This
	signal 	has a number of consequences throughout the system, causing the interrupt vector (int_vec[25:2]) to be
10	put 	into the PC, and causing the old PC to be placed into the pipeline in order to be stored into the
15	appropriate	interrupt link register. Note that p2int and p2iv are mutually exclusive.
	out p2jblcc	U True when a JLcc or BLcc instruction is in stage 2. Does not include p2iv. Used in conjunction with the branch delay slot mode
20	which	is re-created from the short immediate field.
	out p2st from	U This signal is used by coreregs.vhd. It is produced
25	 	a decode of p2i[4:0], p2iw(25) (check for SR) and does not include p2iv.
	out p2ldo which	U True when $p2i[4:0] = oldo, and p2iw(13) = '0',$
30	 which	indicates that the instruction is an LDO, not an LR
	 imm	is an encoding of the LDO instruction. This signal is used by coreregs. vhd to switch short
35	used.	data onto a source bus when an LDO instruction is
		Does not include p2iv.
	out p2lr which	U True when $p2i[4:0] = oldo$, and $p2iw(13) = '1'$,
40	 register	indicates that the instruction is the auxiliary
	instruction.	load instruction LR, not a memory load LDO
45	 paggod	This signal is used by coreregs. who to switch the currentpc bus onto the source2 bus (which is then
	passed reqister)	through the same logic as the interrupt link
50	read	in order to get the correct value of pc when it is
	 	by an LR instruction. Does not include p2iv.
55	out mload2 valid	U This signal indicates to the LSU that there is a
23	decode	load instruction in stage 2. It is produced from a
	signal.	of p2i[4:0], p2iw(13) (to exclude LR) and the p2iv
60		



		38
	out mstore2	U This signal indicates to the actionpoint mechanism
	when	selected that there is a valid store instruction in
5	stage 	2. It is produced from a decode of p2i[4:0], p2iw(13) (to exclude SR) and the p2iv signal.
	in holdup12	U From lsu.vhd. This signal is used to hold up
10	pipeline 	stages 1 and 2 (pcen and en2) when the load store
	unit 	finds a register being used by the instruction at
15	stage 	2 which is the destination of a delayed load. It will also be set when the scoreboard unit is full and the ARC attempts to do another load. Stages 3 and 4 will will continue running.
	in aluflags[3:	0] L ALU flags, direct from the latches in flags.vhd
20	 in x_p2nosc1	U From extensions. Indicates that the register
	referenced 	by fsla[5:0] is not available for shortcutting. This
25	signal 	should only be set true when the register in question
	is 	an extension core register. This signal is ignored
	unless	constant xt_corereg is set true.
30	in x_p2nosc2	U From extensions. Indicates that the register
	referenced	by s2a[5:0] is not available for shortcutting. This
35	signal 	should only be set true when the register in question
	is 	an extension core register. This signal is ignored
40	unless 	constant xt_corereg is set true.
40	out dorel	U True when a relative branch (not jump) is going to
	happen.	Relates to the instruction in p2. Includes p2iv.
45	out dojec	U True when a jump is going to happen. Relates to the instruction in p2. Includes p2iv.
	out p2killnext	U True when the instruction in stage 2 is a
50	branch/jump type	operation which will kill the following delay slot
	instruction.	The following operation will be marked invalid when
	it is 	passed from stage 1 into stage 2.
55		Stage 3 - ALU
60) out en3 the	U Pipeline stage 3 enable. When this signal is true,

YOUN - CWO 0169378A2 1 >

	 end	instruction in stage 3 can pass into stage 4 at the
		of the cycle. When it is false, it will probably hold
5	up 	stages one (pcen), two (en2), and three.
10	out p3i[4:0]	L Opcode word. This bus contains the instruction word which is being executed by stage 3. It must be qualified by p3iv.
10	out p3a[5:0] field.	L Instruction A field. This bus carries the region of the instruction which contains the operand dest
15	out p3c[5:0] This	L Instruction C field. This bus carries the region of the instruction which contains the operand C field.
20		is used to encode extra single-operand functions onto the FLAG instruction opcode.
	out p3iv	L Opcode valid. This signal is used to indicate that
	 The	opcode in pipeline stage 3 is a valid instruction.
25	 has	instruction may not be valid if a junk instruction
•	 allow	been allowed to come into the pipeline in order to
30	 an	the pipeline to continue running when an instruction cannot be fetched by the memory controller, or when
		instruction has been killed.
35	in p3int instruction	U This signal indicates that an interrupt jump
	signal	(fantasy instruction) is currently in stage 3. This causes (in conjunction with p3ilev1) the appropriate
40	 register.	interrupt mask bits to be cleared in the status
10		Note that p3int and p3iv are mutually exclusive.
	in p3ilev1 which	U This is used in conjunction with p3int to indicate
45	 which of	level of interrupt is being processed, and hence
	 which is	the interrupt mask bits should be cleared. It comes from bit 7 of the jump instruction word,
50	 	set when a level1 (lowest level) interrupt is being processed.
	<pre> out p3condtrue internal</pre>	U This signal is produced from the result of the
55	 unit	stage 3 condition code unit or from an extension cc
	 selects	(if implemented). A bit (bit 5) in the instruction
60	In	between the internal and extension cc unit results.

		addition, this signal is set true if the instruction
_	is 	using short immediate data. As it is only used by flags.vhd in conjunction with the p3i=oflag, and
5	 	with p3setflags, it does not include a decode for instructions which do not have a condition code field (i.e. all load and store operations). Does not include p3iv.
10		U This signal is used by regular alu-type
10	<pre> out p3setflags instructions and</pre>	the jump instruction to control whether the supplied
	 flags	
15	 the	get stored. It is produced from the set-flags bit in
	 the	instruction word, but if that field is not present in
20		instruction (e.g. short immediate data is being used) then it will either come from the set-flag modes
20	implied 	by which short immediate data register is used, or it
	will flags.	be set false if the instruction does not affect the
25		Does not include p3iv.
	out p3cc[3:0]	L This bus contains the region of the instruction
20	which	contains the four-bit condition code field. It is
30	sent 	with the alu flags to the extension condition code
	test 	logic which provides in return a signal (xp3ccmatch) which indicates whether it considers the condition to
35	be 	true. The ARC decides whether to use the internal condition-true signal or the signal provided by
	extensions	depending on the fifth bit of the instruction. This
40	is 	handled within rctl.vhd.
		U This signal is provided by an extension condition-
45	code 	unit which takes the condition code field from the instruction (at stage 3), and the alu flags (from
	stage 3) 	performs some operation on them and produces this condition true signal. Another bit in the instruction
50	word	indicates to the ARC whether it should use the
	internal	condition-true signal or the one provided by the
55	extension 	logic. This technique will allow extra ALU
	instruction	conditions to be added which may be specific to
	different	implementations of the ARC.
60		


U This signal is produced by the pipeline control -- out sc_reg1 unit rctl, and is set true when an instruction in stage 3 is going to 5 generate a write to the register being read by source ___ 1 of the instruction in stage 2. This is a source 1 shortcut. It is used by the core register module to switch the 10 stage 3 result bus onto the stage 2 source 1 result. Extension core registers can have shortcutting __ banned if x p2noscl is set true at the appropriate time. 15 Includes both p2iv and p3iv. The lasts1 signal is sc_reg1 and sc_load1 ORed __ together. U This signal is set true when data from a returning out sc loadl 20 load is required to be shortcut onto the stage 2 source 1 result bus. This will only be the case if fast-load-returns are enabled, or if a four-port register file is used. If 25 the 4p register file is implemented, the data used for the shortcut comes direct from the memory system, this requiring 30 an additional input into the shortcut muxer. Extension core registers can have shortcutting banned if x p2nosc1 is set true at the appropriate time. 35 Includes both p2iv and p3iv. The lasts1 signal is sc_reg1 and sc_load1 ORed together. U This signal is produced by the pipeline control out sc reg2 40 unit rctl, and is set true when an instruction in stage 3 is going to generate a write to the register being read by source 2 of the instruction in stage 2. This is a source 1 45 shortcut. It is used by the core register module to switch the stage 3 result bus onto the stage 2 source 2 result. Extension core registers can have shortcutting 50 banned if x_p2nosc2 is set true at the appropriate time. Includes both p2iv and p3iv. _--The lasts2 signal is sc_reg2 and sc_load2 ORed 55 together. U This signal is set true when data from a returning -- out sc_load2 load is required to be shortcut onto the stage 2 source 2 60 result



bus. This will only be the case if fast-load-returns are enabled, or if a four-port register file is used. If the 4p register file is implemented, the data used for the 5 shortcut comes direct from the memory system, this requiring an additional input into the shortcut muxer. __ Extension core registers can have shortcutting 10 banned if x p2nosc2 is set true at the appropriate time. Includes both p2iv and p3iv. The lasts2 signal is sc_reg2 and sc_load2 ORed --15 together. L This signal is latched (with en2) from p2dolink -- out p3dolink which is true when a JLcc or branch-and-link instruction was 20 taken, indicating that the link register needs to be stored. Ιt is used by alu. whd to switch the program counter value which has been passed down the pipeline onto the 25 p3result bus. If this signal is to be used to give a fully qualified indication that a J/BLcc is in stage 3, it must be 30 qualified with p3iv to take account of pipeline tearing between stages 2 and 3 which could cause the instruction in stage three to be repeated. 35 L This signal is latched (with en2) from p2dolink -- out p3dolink which is true when a JLcc or branch-and-link instruction was taken, indicating that the link register needs to be stored. 40 Ιt is used by alu. whd to switch the program counter value which has been passed down the pipeline onto the 45 p3result bus. If this signal is to be used to give a fully qualified indication that a J/BLcc is in stage 3, it must be qualified with p3iv to take account of pipeline tearing between 50 stages 2 and 3 which could cause the instruction in stage three to be repeated. U This signal is used by hostif.vhd. It is produced out p3lr 55 __ from a decode of p3i[4:0], p3iw(13) (check for LR) and includes p3iv. Also used in extension logic for separate decoding of auxiliary accesses from host and ARC. 60 ___


	out p3sr	U This signal is used by hostif.vhd. It is produced
£	from	a decode of $p3i[4:0]$, $p3iw(25)$ (check for SR) and includes $p3iv$. Also used in extension logic for
5	separate 	decoding of auxiliary accesses from host and ARC.
	out mload	U This signal indicates to the LSU that there is a
10	decode	load instruction in stage 3. It is produced from a
	signal.	of p3i[4:0], p3iw(13) (to exclude LR) and the p3iv
15	out mstore valid	U This signal indicates to the LSU that there is a
	 decode	store instruction in stage 3. It is produced from a
20	signal.	of p3i[4:0], p3iw(25) (to exclude SR) and the p3iv
	out size[1:0]	L This pair of signals are used to indicate to the
25		the size of the memory transaction which is being requested by a LD or ST instruction. It is produced during stage 2 and latched as the size information
20	bits 	are encoded in different places on the LD and ST instructions. It must be qualified by the
30	mload/mstore	signals as it does not include an opcode decode.
35	out sex	L This signal is used to indicate to the LSU whether a sign-extended load is required. It is produced
33	during 	stage 2 and latched as the sign-extend bit in the two versions of the LD instruction (LDO/LDR) are in
40	different	places in the instruction word.
40	out nocache	L This signal is used to indicate to the LSU whether the load/store operation is required to bypass the
45	cache.	It comes from bit 5 of the ld/st control group which
43	is instructions.	found in different places in the ldo/ldr/st
50	out ldvalid_wb	U This signal is used to control the switching of
50	returning	load data onto the writeback path for the register
5.5	file. 	It is set true whenever returning load data must pass through the regular load writeback path - this will
55	be 	loads to r32-r60 for a 4p regfile system, or loads to r0-r60 for a 3p regfile system.
60	in ldvalid	U From LSU. This signal is set true by the LSU to indicate that a delayed load writeback WILL occur on

7010-2MO 016037842 1 -




		the next cycle. If the instruction in stage 3 wishes
	to 	perform a writeback, then pipeline stage 1, 2 and 3
5	will	be held. If the instruction is stage 3 is invalid, or does not want to write a value into the core register set for some reason, and fast-load-returns are
.0	enabled,	then the instructions in stages 1 and 2 will move
10	into 	2 and 3 respectively, and the instruction that was in stage 3 will be replaced in stage 4 by the delayed
15	load 	<pre>writeback. ** Note that delayed load writebacks WILL complete,</pre>
	even	if the processor is halted (en=0). In this instance,
20	the 	host may be held off for a cycle (hold_host) if it is attempting to access the core registers. **
		U From LSU. This bus carries the address of the
25	register 	into which the delayed load will writeback when
25	ldvalid	is true. rctl.vhd will ensure that this value is
	latched	onto wba[5:0] at the end of a cycle when ldvalid is
30	true, 	even cycles when the processor is halted $(en = 0)$.
	in mwait 	U From MC. This signal is set true by the MC in order to hold up stages 1, 2, and 3. It is used when the memory controller cannot service a request for a
35	memory 	access which is being made by the LSU. It will be produced from mload, mstore and logic internal to the memory controller.
40	 in xshimm	U From extensions. Indicates that an extension
	instruction	in stage 3 is using short-immediate data other than
45	that 	implied by the use of one of the short-immediate data registers. It is used by rctl to ensure correct
	values for 	p3condtrue and p3setflags are generated. Qualified by x_i decode3, x_i aluop and p3iv (eventually).
50	in xholdup123	U From extensions. This is used by extension ALU instructions to hold up the pipeline if the function requested cannot be completed on the current cycle. Pipeline stages 1, 2 and 3 will typically be held,
55	but the	writeback (stage 4) will continue.
	in x_idecode	3 L From extensions. This signal will be true when the extension logic detects an extension instruction in stage 3. It is latched from x_idecode2 by the
60	extensions 	when en2 is true at the end of a cycle.

		·
		It is used to correctly generate p3condtrue,
	p3setflags,	
		and to detect (along with xnwb) when a register
	writeback	•
5		will take place.
		•
	in xnwb	U From extensions. Extension instructions utilise the
		normal writeback-control logic (ins.cc's, dest=imm,
		short imm data etc), but in addition have extra
10	functions.	
10	Tunctions.	When the extension logic has 'claimed' an instruction
		in stage 3 by setting x_idecode3, it can also disable
		writeback for that instruction by setting xnwb. When
		<pre>x_idecode3 is low, or if the instruction is 'claimed'</pre>
15	by	
		the ARC, xnwb has no effect.
	 .	
	<pre> in (x_ialusel)</pre>	U From extensions. This signal is provided to
	allow	
20		extension instructions to utilise basecase ALU
	operations	
		for their own purposes. This is intended to be used
	to	• •
	(not req. by)	load up fifo command buffers for pixel engines etc.
25	(rctl, here)	The ALU only decodes the bottom four bits of the
23	(for info)	instruction opcode directly, and has extra logic to
		institution opcode directly, and has entire regre to
	take	account of the x ialusel signal.
	(only.)	
20		If extensions want to shadow an ALU operation, the
30	top	A L. A. C. A. C.
		bit is set (ie an extension instruction), whilst the
		rest of the instruction is set up as per the basecase
	ALU	
		instruction. The ALU result mux will select an
35	internal	
		ALU result if $i4 = 0$ (basecase instruction), or if
		<pre>i4=1 (extension), x_ialusel=1 (use int. result),</pre>
		x idecode3=1 (valid extension instruction). The
	extension	-
40		logic should also set xnwb to prevent writeback to
	the	
		core register set. Flag setting will work normally
	unless	
	uniess	the xsetflags signal is set, in which case the flags
45		will be loaded from the xflags[3:0] bus.
45		xp2idest should be set when the instruction is in
		xpzidest should be set when the institution is in
	stage 2	to warment the accompliant unit from absoling the dest
		to prevent the scoreboard unit from checking the dest
		register field.
50		
		Breakpoint/Actionpoint signals
		•
	in actionhalt	This signal is set true when the
55	·	actionpoint (if selected) has been triggered by a
	valid	
		condition. The ARC pipeline is halted and flushed
	when	
		this signal is '1'.
60		




		Note: The pipeline is flushed of instructions when
	the	breakpoint instruction is detected, and it is
5	important	to disable each stage explicitly. A normal
	instruction in	stage one will mean that instructions in stage two,
10	three	and four will be allowed to complete. However, for an instruction in stage one which is in the delay slot
	of a 	branch, loop or jump instruction means that stage two has to be stalled as well. Therefore, only stages
15	three	and four will be allowed to complete.
	out brk_inst	U To flags. vhd. This signals to the ARC that a
20	breakpoint 	instruction has been detected in stage one of the pipeline. Hence, the halt bit in the flag register
•	has to 	be updated in addition to the BH bit in the debug register. The pipeline is stalled when this signal is
25	set 	to '1'.
	 	Note: The pipeline is flushed of instructions when
20	the 	breakpoint instruction is detected, and it is
30	important	to disable each stage explicitly. A normal
	instruction in	stage one will mean that instructions in stage two,
35	three 	and four will be allowed to complete. However, for an instruction in stage one which is in the delay slot
	of a 	branch, loop or jump instruction means that stage two has to be stalled as well. Therefore, only stages
40	three 	and four will be allowed to complete.
	out AP_p3disabl	e_r This signals to the ARC that the pipeline has been flushed due to a breakpoint or
45	sleep	instruction. If it was due to a breakpoint
	instruction	the ARC is halted via the 'en' bit, and the AH bit is set to '1' in the debug register.
50	out p2limm	This is used by the actionpoint debugging system when selected to qualify the value
55	of 	the PC at stage one of the pipeline. The limm data is considered to be at the same the value address as the instruction it is associated with regards to the
		debugger.

```
----- Sleep Mode signals -----
                      This is the sleep mode flag ZZ in the debug register
    -- in sleeping
                      (bit 23). When it is true the ARC is stalled. This
5
    --
    flag
                      is set when the p2sleep_inst is true and
    --
                      cleared on restart or interrupt.
    -- out p2sleep_inst This signal is set when a sleep instruction has been
10
                      decoded in pipeline stage 2. It is used to set the
    sleep
                      mode flag ZZ (bit 23) in the debug register.
    -- .
    ----- Instruction Step signals -----
15
    -- in do_inst_step This signal is set when the single step flag (SS) and
    the
                      instruction step flag (IS) in the debug register has
20
    been
                      written to simultaneously through the host interface.
    Ιt
                      indicates that an instruction step is being
25
    performed.
                      When the instruction step has finished this signal
    goes
                      low.
                     This signal is set when the instruction step has
30
    -- out stop step
                      finished.
       35
     ENTITY rctl IS
                              : in std_ulogic;
: in std_ulogic;
: in std_ulogic;
                                                       -- system clock
           signal ck
     PORT (
            signal clr
                                                      -- system reset
-- system go
40
            signal en
     -----** Stage 1 **--------------
                               : in std_ulogic_vector(31 downto 0);
45
            signal pliw
                               : in std_ulogic;
           signal ivalid
                               : in std_ulogic;
           signal ivic
                               : out std_ulogic;
            signal pcen
                              : out std_ulogic;
: out std_ulogic;
            signal ifetch
50
            signal ipending
            signal enl
                               : out std_ulogic;
           signal plint
                                : in std_ulogic;
       55
                              : out std_ulogic;
            signal en2
            signal p2i
                               : out std ulogic vector(4 downto 0);
            signal p2iv : out std_ulogic;
signal fsla : out std_ulogic_vector(5 downto 0);
signal s2a : out std_ulogic_vector(5 downto 0);
 60
```



```
: out std_ulogic_vector(5 downto 0);
              signal dest
              signal slen
                                       : out std ulogic;
                                       : out std_ulogic;
              signal s2en
              signal xholdup12
                                       : in std_ulogic;
5
                                       : out std ulogic;
              signal desten
                                     : in std_ulogic;
: in std_ulogic;
              signal xp2idest
              signal x idecode2
              signal x ldecode2 : in std_ulogic;
signal p2shimm : out std_ulogic_vector(8 downto 0);
signal p2offset : out std_ulogic_vector(19 downto 0);
signal p2cc : out std_ulogic_vector(3 downto 0);
signal xp2ccmatch : in std_ulogic;
signal p2condtrue : out std_ulogic;
signal p2setflags : out std_ulogic;
10
               signal p2int
                                         : in std ulogic;
15
               signal p2jblcc
                                         : out std ulogic;
               signal p2st
                                         : out std ulogic;
                                       : out std_ulogic;
: out std_ulogic;
               signal p2ldo
               signal p2lr
                                     : out std_ulogic;
: out std_ulogic;
: out std_ulogic;
: in std_ulogic;
: in std_ulogic_vector(3 downto 0);
: in std_ulogic;
: in std_ulogic;
               signal mload2
               signal mstore2
20
               signal holdup12
               signal aluflags
               signal x_p2nosc1
signal x_p2nosc2
signal dorel
signal dojcc
                                         : out std ulogic;
25
                                         : out std ulogic;
               signal p2killnext : out std_ulogic;
      30
                                          : out std_ulogic;
               signal en3
               signal p3i
signal p3a
signal p3c
signal p3iv
signal p3int
                                          : out std_ulogic_vector(4 downto 0);
                                          : out std_ulogic_vector(5 downto 0);
               35
40
                                         : out std_ulogic;
               signal sc_regl
45
                                         : out std_ulogic;
                signal sc reg2
                                         : out std_ulogic;
                signal sc loadl
                                         : out std_ulogic;
                signal sc load2
                                         : out std_ulogic;
                signal p3dolink
                                         : out std_ulogic;
50
                signal p3lr
                                         : out std_ulogic;
                signal p3sr
                                         : out std_ulogic;
                signal mload
                                         : out std ulogic;
                signal mstore
                                         : out std_ulogic_vector(1 downto 0);
                signal size
                                         : out std_ulogic;
 55
                signal sex
                signal nocache
                                         : out std ulogic;
                signal ldvalid
                                         : in std_ulogic;
                                         : in std_ulogic_vector(5 downto 0);
                signal regadr
                signal mwait : in std_ulogic; signal xshimm : in std_ulogic; signal xholdup123 : in std_ulogic;
 60
```

```
signal x idecode3
                                      : in std_ulogic;
              signal xnwb : in std_ulogic;
signal p3wb_en : out std_ulogic;
signal p3wb_nxt : out std_ulogic;
                                         : out std ulogic_vector(5 downto 0);
 5
               signal p3wba
               signal p3_ni_wbrq : out std_ulogic;
signal ldvalid_wb : out std_ulogic;
10
               -----** Debug interface **----
              signal actionhalt : in std_ulogic;
signal hw_brk_only : in std_ulogic;
signal sleeping : in std_ulogic;
signal do_inst_step : in std_ulogic;
15
               signal stop_step : out std_ulogic;
               signal p2sleep_inst
                                        : out std_ulogic;
               signal brk_inst : out std_ulogic;
signal p2limm : out std_ulogic;
20
               signal AP_p3disable_r : out std_ulogic;
                    signal p2limm_data_r : out std_ulogic_vector(31 downto 0);
25
                    signal fetch_rolling_r : in std_ulogic;
                    signal p2merge valid r : out std_ulogic;
30
      END rctl;
                                        _____
35
      ARCHITECTURE synthesis OF rctl IS
      -- internal signals:
40
                                   : std ulogic;
          SIGNAL i_ifetch
          SIGNAL ipcen
SIGNAL ien1
                                    : std ulogic;
                                    : std_ulogic;
          SIGNAL ien1 lowpower : std_ulogic;
45
      -- for debugging and halting the pipeline stages
                                   : std_ulogic;
: std_ulogic;
          SIGNAL i_brk_decode
SIGNAL i_brk_inst
                                    : std_ulogic;
: std_ulogic;
 50
          SIGNAL i_brk_pass
          SIGNAL i_kill_AP
          SIGNAL i_break_stage1 : std_ulogic;
SIGNAL i_break_stage2 : std_ulogic;
          SIGNAL i_AP_p2disable_r : std_ulogic;
 55
          SIGNAL i_AP_p3disable_r : std_ulogic;
          SIGNAL i_n_AP_p2disable : std_ulogic;
          SIGNAL i_n_AP_p3disable : std_ulogic;
          SIGNAL ip2sleep_inst : std_ulogic;
          60
```



```
: std_ulogic;
                       signal p2step
                       signal p3step
             : std_ulogic;
SIGNAL ip2iw : std_ulogic_vector(31 downto 0);
SIGNAL ip2i : std_ulogic_vector(4 downto 0);
SIGNAL ip2a : std_ulogic_vector(5 downto 0);
SIGNAL ip2b : std_ulogic_vector(5 downto 0);
SIGNAL ip2c : std_ulogic_vector(5 downto 0);
SIGNAL ip2d : std_ulogic_vector(4 downto 0);
SIGNAL ip2q : std_ulogic_vector(5 downto 0);
SIGNAL ip2d : std_ulogic_vector(4 downto 0);
SIGNAL ip2d : std_ulogic_vector(4 downto 0);
SIGNAL ip2ld : std_ulogic_vector(1 downto 0);
SIGNAL ip2liv : std_ulogic;
SIGNAL ip2iv : std_ulogic;
SIGNAL ip2iv : std_ulogic;
SIGNAL ip2condtrue : std_ulogic;
SIGNAL ip2condtrue : std_ulogic;
SIGNAL ishi_bf : std_ulogic;
SIGNAL ishi_bf : std_ulogic;
SIGNAL ishi_cf : std_ulogic;
SIGNAL ishi_cf : std_ulogic;
SIGNAL ishi_cf : std_ulogic;
SIGNAL ip2shimm : std_ulogic;
SIGNAL ip2shimm : std_ulogic;
SIGNAL ip2shimm : std_ulogic;
SIGNAL islen : std_ulogic;
SIGNAL islen : std_ulogic;
SIGNAL ip2ibc : std_ulogic;
SIGNAL ip2ibc : std_ulogic;
SIGNAL ip2size : std_ulogic_vector(memop_esz downto 0);
SIGNAL ip2size : std_ulogic_vector(1 downto 0);
SIGNAL ip2swb : std_ulogic;
SIGNAL ip2swb : std_ulogic;
SIGNAL ip2swb : std_ulogic;
SIGNAL ip2stb : std_ulogic;
SIGNAL ip2stc : std_ulogic;
SIGNAL ip2stc : std_ulogic;
SIGNAL ip2limm : std_ulogic;
SIGNAL ip2limm : std_ulogic;
SIGNAL ip2limm : std_ulogic;
SIGNAL ip2limm : std_ulogic;
                                                                                                : std_ulogic;
                                                                                                 : std ulogic;
                       signal pcen step
  5
10
15
 20
 25
 30
                        SIGNAL ip2bch std_ulogic;
SIGNAL ip2bch std_ulogic;
SIGNAL ip2bch std_ulogic;
SIGNAL ip2killnext std_ulogic;
SIGNAL ip2pldep std_ulogic;
SIGNAL ip2pldep std_ulogic;
SIGNAL ip2pldep std_ulogic;
 35
  40
                           SIGNAL ip2jumping
                                                                                                : std ulogic;
                           SIGNAL ip2nojump
                                                                                                : std ulogic;
                                                                                                 : std ulogic;
                           SIGNAL ip2lpcc
                                                                                                 : std ulogic;
                           SIGNAL ip2dolink
                                                                                                : std ulogic;
                           SIGNAL ilasts1
                                                                                                    : std ulogic;
   45
                           SIGNAL ilasts2
                                                                                                   : std_ulogic;
                           SIGNAL ien3
                                                                                       : std_ulogic;
: std_ulogic_vector(4 downto 0);
: std_ulogic_vector(5 downto 0);
: std_ulogic_vector(5 downto 0);
: std_ulogic_vector(5 downto 0);
: std_ulogic_vector(4 downto 0);
: std_ulogic;
: std_ulogic;
                           SIGNAL ip3i
                           SIGNAL ip3a
                           SIGNAL ip3b
   50
                           SIGNAL ip3c
                           SIGNAL ip3q
                           SIGNAL ip3_fbit
                            SIGNAL ip3shimm
                                                                                                   : std_ulogic;
                            SIGNAL ip3shimmf
   55
                                                                                                    : std_ulogic;
                            SIGNAL ip3iv
                                                                                                     : std ulogic;
                            SIGNAL ip3ccmatch
                           SIGNAL ip3ccmatch : std_ulogic;
SIGNAL ip3condtrue : std_ulogic;
SIGNAL ip3setflags : std_ulogic;
SIGNAL ip3size : std_ulogic_vector(1 downto 0);
                            SIGNAL ip3size
    60
                                                                                                   : std_ulogic;
                            SIGNAL ip3sex
```

: std_ulogic;

```
SIGNAL ip3awb
                                                  : std ulogic;
             SIGNAL ip3nocache
             SIGNAL ip3wb en
                                                 : std ulogic;
             SIGNAL ip3dolink
                                                  : std ulogic;
                                                  : std_ulogic;
 5
             SIGNAL ip3dimm
                                                   : std_ulogic;
             SIGNAL imload3
             SIGNAL imstore3 : std_ulogic;
SIGNAL ip3m_awb : std_ulogic;
SIGNAL ip3ccwb_op : std_ulogic;
SIGNAL ip3xwb_op : std_ulogic;
10
                                               : std_ulogic;
: std_ulogic;
: std_ulogic;
: std_ulogic;
             SIGNAL ip3_wb_req
             SIGNAL ip3_wb_rsv
             SIGNAL ip3lr
                                                    : std ulogic;
             SIGNAL ip3sr
15
                                                    : std_ulogic_vector(5 downto 0);
             SIGNAL ip3wba
             SIGNAL ip3_sc_wba '
                                                    : std_ulogic_vector(5 downto 0);
                                                     : std ulogic;
             SIGNAL iwben
             SIGNAL new p3i : std_ulogic_vector(31 downto 0);
SIGNAL new p3a : std_ulogic_vector(opcodsz downto 0);
SIGNAL new p3a : std_ulogic_vector(oprandsz downto 0);
SIGNAL new p3b : std_ulogic_vector(oprandsz downto 0);
SIGNAL new p3c : std_ulogic_vector(oprandsz downto 0);
SIGNAL new p3q : std_ulogic_vector(oprandsz downto 0);
SIGNAL new p3 fbit : std_ulogic_vector(qqsiz downto 0);
SIGNAL new p3shimm : std_ulogic;
SIGNAL new p3shimmf : std_ulogic;
SIGNAL new p3size : std_ulogic_vector(1 downto 0);
SIGNAL new p3sex : std_ulogic;
                                             : std_ulogic_vector(31 downto 0);
20
              SIGNAL new p2iw
25
             SIGNAL new_p3sex : std_ulogic;
SIGNAL new_p3awb : std_ulogic;
SIGNAL new_p3nocache : std_ulogic;
SIGNAL new_p3dolink : std_ulogic;
SIGNAL new_wba : std_ulogic_vector(oprandsz downto 0);
SIGNAL iwba : std_ulogic_vector(oprandsz downto 0);
30
35
              SIGNAL n_p2iv
                                                    : std_ulogic;
              SIGNAL n_p3iv
                                                    : std_ulogic;
                                                   : std_ulogic;
              SIGNAL i_awake
 40
                                               : std_ulogic;
: std_ulogic;
              SIGNAL l_go
              SIGNAL n_go
                                                 : std_ulogic;
: std_ulogic;
: std_ulogic;
              SIGNAL ni_go
              SIGNAL i_hostload
 45
               SIGNAL ip3wb nxt
                                                    : std ulogic;
               SIGNAL ip2limm1
                                                    : std ulogic;
               SIGNAL ip2limm2
                                                     : std_ulogic;
 50
               SIGNAL ien3_non_iv
                                                      : std_ulogic;
               SIGNAL ien2_non_iv
               SIGNAL ip3_load_stall : std_ulogic;
               SIGNAL isc_reg1 : std_ulogic;
                                                    : std_ulogic;
 55
               SIGNAL isc_reg2
                                                    : std_ulogic;
               SIGNAL isc_load1
                                                      : std_ulogic;
               SIGNAL isc_load2
                                                      : std_ulogic;
               SIGNAL ihp2_ld_nsc1 : std_ulogic;
SIGNAL ihp2_ld_nsc2 : std_ulogic;
SIGNAL ihp2_ld_nsc : std_ulogic;
               SIGNAL ihp2_ld_nsc1
 60
```

```
SIGNAL ibch holdp2
                               : std ulogic;
       SIGNAL ibch p3flagset : std ulogic;
5
       SIGNAL ildvalid wb
                               : std ulogic;
       signal ip2ivalid r : std ulogic;
       signal ip2limm data r : std ulogic vector(31 downto 0);
       signal i_p2merge_valid_r : std_ulogic;
       signal i fst ifetch r : std ulogic;
10
       signal i p2_fst_ifetch_r : std ulogic;
       signal i_fetchen : std_ulogic;
       signal i_pending_kill_r : std_ulogic;
       signal i_cancel_kill_r : std_ulogic;
       signal i_ifetch_r : std_ulogic;
15
       signal i ipending : std ulogic;
       signal i pl used r : std ulogic;
     BEGIN
20
          -- New Outputs
          p2limm data r <= ip2limm data r;
          p2merge valid r <= i p2merge valid r;
        ipending <= i ipending;</pre>
25
                            -----** Stage 1 **-----
30
     merge_process: process(ck, clr)
        begin
        if clr = '1' then
             ip2ivalid r <= '0';
35
                 i_p2merge_valid_r <= '0';
                                                      --PS
                 ip2limm_data_r <= (others => '0');
                 i_fst_ifetch_r <= '1';</pre>
                 i p2 fst ifetch r <= '1';
                 i_pending_kill_r <= '0';</pre>
40
                 i cancel kill r <= '0';
                 i_pl_used_r <= '0';
         elsif (ck'EVENT and ck = '1') then
45
                 -- Latch ivalid for use in stage 2
             ip2ivalid_r <= ivalid;</pre>
50
                 -- Latch in long immediates when an instruction in stage 2
                 -- references a long immediate and its available in stage 1
                 -- Record that the long immediate is available and has been
                 -- merged with the opcode.
                 -- Indicate that the dataword in stage 1 has been used.
55
                 if ivalid = '1' and ip2limm = '1' then
                       ip2limm data r <= pliw;
                       i pl used r <= '1';
                     i_p2merge_valid_r <= '1';
60
                 -- Indicate that the dataword in stage 1 has been used.
```

```
if ienl_lowpower = '1' then
                         i pl used_r <= 'l';
                  end if;
 5
                  -- When a new instruction dataword is requested clear the pl
                  -- used flag
                  if i_ifetch = 'l' then
10
                        i_p1_used_r <= '0';
                  -- When the instruction in stage 2 moves and it references a
      lon
- 15
                   -- immediate clear the p2merge valid flag.
                   if ien2 = '1' and ip2limm = '1' then
                   i_p2merge_valid_r <= '0';</pre>
                  end if;
 20
                   -- Start up the pipeline so stage 1 can advance stage 0 when
                   -- stage 0 is stalled or an ivic is requested.
                   if ivic = '1' or i ifetch = '0' then
25
                         i fst ifetch r <= '1';
                         i_p2_fst_ifetch_r <= '1';
                   end if;
 30
                   -- Clear the ifetch advancement flag
                   if i_ifetch = '1' then
                         i_fst_ifetch_r <= '0';</pre>
 35
                   -- Clear the ifetch advancement flag
                   if i fst ifetch r = '0' and ivic = '0' then
                        i_p2_fst_ifetch_r <= '0';</pre>
                   end if;
 40
                   -- Re-intialize to ifetch advancement flags
                   -- since ifetching has been stalled
                   if ivic = '1' or i_ifetch = '0' then
                          i_fst_ifetch_r <= '1';</pre>
 45
                          i_p2_fst_ifetch_r <= '1';</pre>
                   end if;
                   if ivalid = '0' and ip2killnext = '1' and ien2 = '0' then
 50
                         i_cancel_kill_r <= '1';</pre>
                   end if;
                   if ien2 = '1' then
  55
                         i cancel kill r <= '0';</pre>
                   end if;
                   if ivalid = '0' and ip2killnext = '1' and ien2 = '1'
                       and i_cancel_kill_r = '0' then
  60
                          i_pending_kill_r <= '1';</pre>
```

```
end if;
                -- Clear the pending instruction kill flag when the
    instruction
5
                -- is killed
                if i pending kill r = '1' and ivalid = '1' then
                      i_pending_kill_r <= '0';</pre>
                end if;
10
                --Not used ...
            i_ifetch_r <= i_ifetch;
        end if;
15
      end process;
    --** Stage 1 logic **--
20
     -- The breakpoint instruction is determined at stage 1 from:
           [1] Decode of pliw,
           [2] Instruction at stage 1 is valid,
25
           [3] The instruction is not killed,
           [4] The instruction is not long immediate data,
           [5] There is no sleep instruction in stage 2.
     --
     i brk decode <= '1' WHEN (pliw(instrubnd downto instrlbnd) = oflag)</pre>
30
                             AND (pliw(copubnd downto coplbnd) = so brk)
                                 (pliw(shimmlbnd) = '0')
                             AND
                             AND (ip2ivalid r = '1') else
                          101:
35
                      <= NOT(ip2killnext)
                                              AND
         i brk pass
                          NOT (ip2limm)
                                              AND
                          NOT(ip2sleep_inst);
                      <= i_brk_decode AND i_brk_pass;</pre>
         i brk inst
40
                      <= '0'; --i_brk_inst;</pre>
        brk inst
        45
     -- The sleep instruction is determined at stage 2 from:
50
           [1] Decode of p2iw,
           [2] Instruction at stage 2 is valid.
         ip2sleep_inst <= '1' WHEN (ip2iw(instrubnd downto instrlbnd) =
55
     oflag)
                                    (ip2iw(copubnd downto coplbnd) = so sleep)
                              AND
                                    (ip2iw(shimmlbnd) = '1')
                               AND
                                    (ip2iv = '1') ELSE
                          101;
60
       p2sleep_inst <= ip2sleep_inst;</pre>
```

```
5
    -- The data to be used for input to stage 2 is latched here.
    -- Clock the instruction presented by the memory controller when ienl is
    -- true. - Also clock p2iv, which is ivalid clocked when ienl is true.
    -- This signal is used to indicate which instructions in the pipeline
10
    -- real and which are junk which is being allowed to flow through to
    -- things running.
    ______
15
    --- p2ins: pipe32 PORT MAP (ck, ien1 lowpower, clr, pliw, ip2iw);
        new p2iw <= p1iw WHEN ien1 lowpower = '1' ELSE ip2iw;
20
    p2ins : PROCESS(ck, clr)
        BEGIN
        IF clr = '1' THEN
            ip2iw <= (others => '0');
.25
        ELSIF (ck'EVENT AND ck = '1') THEN
                if ien1_lowpower = '1' and ip2limm = '0' then
30
                end if;
            ip2iw <= new p2iw;
        END IF;
     END PROCESS;
35
     -- The various component parts of the instruction are extracted here to
     -- internal signals.
40
                    <= ip2iw(instrubnd downto instrlbnd);</pre>
                                                           -- opcode
        ip2i
        ip2a
                    <= ip2iw(aopubnd downto aoplbnd);</pre>
                                                           -- a field
                    <= ip2iw(bopubnd downto boplbnd);
                                                           -- b field
        ip2b
                                                           -- c field
                    <= ip2iw(copubnd downto coplbnd);
        ip2c
                                                           -- flag bit
                    <= ip2iw(setflgpos);
        ip2 fbit
                                                          -- q field
-- delay slot
45
                    <= ip2iw(qqubnd downto qqlbnd);
        ip2q
                    <= ip2iw(ddubnd downto ddlbnd);
        ip2dd
     mode
     -- Output drives of signals direct from the stage 2 input latch.
50
     -- (some more extraction takes place also)
                                                           -- opcode
                    <= ip2i;
        p2i
                    <= ip2a;
                                                           -- destination
        dest
                    <= ip2b;
                                                           -- source 1
         fsla
                                                           -- source 2
55
                    \leq ip2c;
                    <= ip2iw(shimmubnd downto shimmlbnd);</pre>
                                                           -- short
        p2shimm
     immediate
        p2cc
                    <= ip2iw(ccubnd downto cclbnd);
                                                           -- CC field (no x
     bit)
60
        p2offset
                   <= ip2iw(targubnd downto targlbnd);
                                                          -- branch offset
```


56 -- Now some simple decodes from the opcode field are performed.

```
-- These are for files which do their own decode of the p2i[] field.
         ip2jblcc <= '1' WHEN (ip2i = oblcc)
                                                                   -- branch
5
    and link
                           OR ((ip2i = ojcc) \text{ AND } (ip2c(0) = '1')) -- jump and
    link.
                         ELSE '0';
10
    -- output drives --
         p2jblcc <= ip2jblcc;
                 <= '1' WHEN (ip2i = ost) AND ip2iw(25) = '0' ELSE '0'; -- ST
15
     instruction.
         p2st
                 <= ip2st;
         mstore2 <= ip2st AND ip2iv;
20
     -- The load instruction has two opcodes ldr (00) and ldo (01). The aux LR
     -- instruction is encoded on the ldo instruction, so must be excluded
        producing a signal which indicates that a load instruction is in
25
     stage 2.
                 <= '1'
                        WHEN (ip2i = oldr)
         ip2ld
                           OR (ip2i = oldo AND ip2iw(13) = '0')
                                                                      ELSE
                     101;
30
         mload2
                 <= ip2ld AND ip2iv;
                 <= '1' WHEN (ip2i = oldo) and ip2iw(13) = '1' ELSE '0';
         p2lr
         ip2ldo <= '1' WHEN (ip2i = oldo) and ip2iw(13) = '0' ELSE '0';
35
                 <= ip2ldo;
         p2ldo
40
     -- output drives --
         slen
                 <= islen;
         s2en
                 <= is2en;
         desten
                 <= idesten;
45
     -- Output drive --
50
         p2condtrue <= ip2condtrue;
     -- Stage 2 flag setting calculation --
55
     -- p2setflags just comes from bit 8 of the instruction word. It is only
     -- used in flags. whd and is qualified there with a decode of p2i=ojcc,
     -- and a check for p2iv and p2condtrue.
         p2setflags <= ip2 fbit;
60
```

```
-- Produce signals to pass down the pipeline which indicate to stage 3
    -- which register fields include immediate data registers, qualified with
    -- the slen/s2en/desten signals.
    -- Here four signals are produced, one for each of the combinations of
5
    -- the two source fields and the two short immediate data registers
    -- (i.e. set flags/don't set'flags)
        ishi bf <= '1' WHEN ( ip2b = rfshimm ) and islen = '1' ELSE '0';
10
        ishi bn <= '1' WHEN ( ip2b = rnshimm ) and islen = '1' ELSE '0';
        ishi cf <= '1' WHEN ( ip2c = rfshimm ) and is2en = '1' ELSE '0';
        ishi cn <= '1' WHEN ( ip2c = rnshimm ) and is2en = '1' ELSE '0';
     -- Now produce signals which indicate whether a short-imm field is
15
     -- at the bottom of the instruction, due to a register (ip2shimm),
     -- and indicate whether the flags should be set or not (ip2shimmf).
20
                     <= ishi_bf OR ishi_bn OR ishi_cf OR ishi_cn;
         ip2shimm
                     <= ishi bf OR ishi cf;
         ip2shimmf
     -- Now extract the extra encoding information used for loads and stores.
25
     -- The signals are extracted and latched at the end of stage 2.
                     <= ip2iw(ldo eubnd downto ldo_elbnd) WHEN ip2ldo = '1'</pre>
         ip2mop e
30
     ELSE
                         ip2iw(st_eubnd downto st_elbnd) WHEN ip2st = '1'
     ELSE
                         ip2iw(ldr_eubnd downto ldr_elbnd);
35
                    <= ip2mop_e(ls_nc);
         ip2nocache
                     <= ip2mop_e(ls_subnd downto ls_slbnd);</pre>
        ip2size
         ip2sex
                     <= ip2mop_e(ls_ext);</pre>
         ip2awb
                     <= ip2mop_e(ls_awbck);</pre>
40
     -- Generate signals for pipeline control and interrupt control units --
     -- p2limm - this will be true when a valid instruction which uses long
45
     -- data is in stage 2. Note that this signal will include p2iv as it
     includes
     -- slen/s2en.
     -- p2bch - this will be true when a jump instruction bcc/blcc/lpcc/jcc is
50
     -- in stage 2. This also includes p2iv, but explicitly this time.
     -- p2pldep - this signal is used to indicate that the instruction at
     stage 2
     -- requires that the next instruction be in stage 1 before it can move
55
     -- This may be either to ensure correct delay slot operation for a
     -- or to make sure that long immediate data is fetched, and then killed
     -- before it can be processed as an instruction.
60
```


```
ip2limm1 <= '1' WHEN ip2b = rlimm ELSE '0';
        ip2limm2 <= '1' WHEN ip2c = rlimm ELSE '0';
5
                      <= (ip2limm1 AND islen) OR (ip2limm2 AND is2en);
        ip2limm
                    <= '1' WHEN ip2iv = '1' AND (ip2i = obcc OR
        ip2bch
    oblcc
                                             OR ip2i = olpcc OR ip2i =
10
    ojcc ) ELSE
                       '0';
                    <= ip2limm OR ip2bch;
        ip2p1dep
                    <= ip2limm;
        p2limm
15
                    <= ip2p1dep;
        p2p1dep
        20
                    U From memory controller. Indicates that the
     -- ivalid
     instruction/data
                    word presented to the ARC on pliw[31:0] is valid.
25
                     U Indicates that an interrupt has been detected, and an
     __
        plint
                     interrupt-op will be inserted into stage 2 on the next
     _--
                     cycle, setting p2int true. This signal will have the
     --
                     effect of canceling the instruction currently being
30
                     fetched by stage 1 by causing p2iv to be set false at the
     __
                     end of the cycle when plint is true.
     __
     -- p2int
                     L Indicates that an interrupt-op instruction is in
                     stage 2. This signal is used in coreregs. vhd to control
35
                     the placing of the pc onto a source bus for writing back
                     to the interrupt link registers, and by aux regs to
                     insert the interrupt vector int vec[] into the program
     __
                     counter, thus requiring this file to set pcen true.
40
                     U This signal indicates that the instruction in stage 2
     -- p2bch
     is
                     a branch or jump instruction, and therefore requires that
     __
                     the instruction following must be present in the delay
     slot
45
                     before it can move on.
                     (Simple decode of p2i[4:0], and does include p2iv)
     __
                     U This signal indicates that the instruction in stage 2
     -- p2limm
     uses
50
                     long immediate data for one of the source operands. This
     means
                     that the instruction cannot complete until the correct
     data
                     word has been fetched into stage 1. When the instruction
55
     does
                     move out of stage 2, the data word is marked as an
     invalid
                     instruction before it gets into stage 2. The data word
     has
60
                     served its purpose by this point, so it can be
     overwritten
```

		by another instruction if stage 3 is stalled, and stage 1
	is 	allowed to move on into stage 2 over the top of the data
5	word.	This signal includes slen/s2en and p2iv.
	holdup12 U F	rom lsu.vhd. This signal is used to hold up pipeline
	unit	stages 1 and 2 (pcen, en1 and en2) when the load store
10	 	finds a register being used by the instruction at stage 2 which is the destination of a delayed load. It will also be set when the scoreboard unit is full and the ARC attempts to do another load. Stages 3 and 4 will will continue running.
15	 xholdup12	U From extensions. This signal is used to hold up
	pipeline	stages 1 and 2 (pcen, enl and en2) when extension logic
20		requires that stage 2 be held up. For example, a core
20	register 	is being used as a window into SRAM, and the SRAM is not available on this cycle, as a write is taking place from stage 4, the writeback stage. Hence stage 2 must be held
25	to 	allow the write to complete before the load can happen. Stages 3 and 4 will continue running.
•	p2killnext	U This signal indicates that the delay slot mechanism of
30	the	jump instruction currently in stage 2 is requesting that
	the 	next instruction be killed before it gets into stage 2. This signal is produced from a decode for a jump
35	instruction	code, the condition-true signal, p2iv and the delay-slot
	field	in the instruction. This signal relies on the delay slot instruction being present in stage 1 before stage 2 can
40	move	on. This is handled elsewhere by this file.
	ldvalid	U From LSU. This signal is set true by the LSU to indicate that a delayed load writeback WILL occur on the next cycle. If the instruction in stage 3 wishes to
45	 	perform a writeback, then pipeline stage 1, 2 and 3 will be held. If the instruction is stage 3 is invalid, or does not want to write a value into the core register set for some reason, then the instructions in stages 1
50		and 2 will move into 2 and 3 respectively, and the instruction that was in stage 3 will be replaced in stage 4 by the delayed load writeback. ** Note that delayed load writebacks WILL complete, even
55		if the processor is halted (en=0). In this instance, the host may be held off for a cycle (hold_host) if it is attempting to access the core registers. **
60	mwait 	U From MC. This signal is set true by the MC in order to hold up stages 1, 2, and 3. It is used when the memory controller cannot service a request for a memory access which is being made by the LSU. It will be
00		produced from mload3, mstore3 and logic internal to the



		memory controller.
5	mload3 signal.	U This signal indicates to the LSU that there is a valid load instruction in stage 3. It is produced from a decode of $p3i[4:0]$, $p3iw(13)$ (to exclude LR) and the $p3iv$
	 	It is used here to ensure that a lockup situation cannot occur when a branch is holding up stages 1, 2 and 3.
10	xholdup123 	U From extensions. This is used by extension ALU instructions to hold up the pipeline if the function requested cannot be completed on the current cycle. Pipeline stages 1, 2 and 3 will be held, but the writeback (stage 4) will continue.
15	 p3_wb_req 	U This signal (produced by rctl.vhd) is set true when the instruction in stage 3 wants to writeback to the register file, i.e
20	 BLcc)	a. A destination register is given (r0-r60)b. A link register to be be written (interrupt,
		c. LD/ST with .A specified - to do address writeback
25	 	<pre>It will be false when no destination is requried, i.e. a. jumps/branches (not BLcc) b. instructions with dest = immediate c. instructions for which the condition is false</pre>
30	 	<pre>d. LD/ST without .A specified - no address writeback e. cancelled instructions (p3iv = '0') f. extension instruction, xnwb = '1'</pre>
35	p3_wb_rsv that	U This signal is set true when the instruction at stage 3 wants to reserve the writeback stage for itself. This is required when a FIFO-type instruction wants to suppress writeback to the register file, but needs the data and register address to be present in the writeback stage so
40		it can be picked off and sent into the FIFO buffer. Is it generated by rctl.vhd and will be true when an extension instruction at stage 3 is suppressing writeback with the xnwb signal.
45	cr_hostw latches	U This signal is set true to indicate that a host write to the core registers will take place on the next cycle, and that the end-of-stage 3 data and register address
	host.	should clock in the address and data provided by the *** Note that host writes are overridden by returning
50	delayed	loads. This signal hold_host will be asserted (produced
		rctl.vhd) to tell the host to wait for a cycle. ***
55	h_pcwr host	U From poounter.vhd. This signal is set true when the
60	fetch	is attempting to write to the pc/status register, and the ARC is stopped. It is used to trigger an instruction when the PC is written when the ARC is stopped. This is necessary to ensure the correct instruction is executed

when the ARC is restarted. -- Outputs: U Stage 2 pipeline latch control. True when an 5 en1 instruction is being latched into pipeline stage 2. Will be true at different times to pcen, as it allows junk instructions to be latched into the pipeline. 10 *** A feature of this signal is that it will allow an instruco be clocked into stage 2 even when stage 3 is halted, provided that stage 2 contains a killed instruction (i.e. p2iv = '0'). This is called a 'catch-up'. *** 15 __ __ U This signal, similar to pcen, indicates to the memory ifetch controller that a new instruction is required, and should be fetched from memory from the address which will be 20 clocked into currentpc[25:2] at the end of the cycle. It is also true for one cycle when the processor has been started following a reset, in order to get the ball rolling. An instruction fetch will also be issued if the host 25 changes the program counter when the ARC is halted, provided it is not directly after a reset. The ifetch signal will never be set true whilst the 30 memory controller is in the process of doing an instruction fetch, so it may be used by the memory controller as an -acknowledgement of instruction receipt. __ 35 U This signal is true when an instruction fetch has been -- ipending issued, and it has not yet completed. It is not true directly after a reset before the ARC has started, as no 40 instruction fetch will have been issued. It is used to hold off host writes to the program counter when the ARC is halted, as these accesses will trigger an instruction fetch. __ U This signal is true when the pc is allowed to change state. 45 -- pcen It takes account of ivalid (stage 1 has fetched a valid instruction) and the interrupts which need to be able to _-prevent the pc from updating. _-*** A feature of this signal is that it will allow an instruction to be clocked into stage 2 even when stage 3 50 is halted, provided that stage 2 contains a killed instruction (i.e. p2iv = '0'). This is called a 'catch-up'. *** U Stage 3 pipeline latch control. Controls transition of 55 -en2 instruction in stage 2 to stage 3. Will be set false if the op in stage 2 requires data from stage 1 which is not forthcoming because the instruction cannot be fetched to stage 1 during this cycle (i.e. ivalid = '0'). This 60 condition



		will occur for instructions which use long immediate data or for jump/branch instructions which require the correct instruction to be in the delay slot.
5	en3	U Stage 3 instruction completion control. This signal is
	 complete	true to indicate that the instruction in stage 3 can
10	 It	at the end of the cycle and pass out of pipeline stage 3.
	 Taken	may or may not pass into stage 4 (the writeback stage), depending on whether a writeback is required or not.
15		on its own, this signal controls writeback to the flags.
	p3wb_en	U Stage 4 pipeline latch control. Controls transition of
20	 register	data on the p3result[31:0] bus, and the corresponding
	 data	address from stage 3 to stage 4. As these buses carry
	 writebacks	not only from instructions but from delayed load
25	the	and host writes, they must be controlled separately from
20	instruction in	instruction in stage 3. This is because if the
30	register,	stage 3 does not need to write a value back into a
	 whilst	and a delayed load writeback is about to happen, the instruction is allowed to complete (i.e. set flags)
	however	the data from the load is clocked into stage 4. If
35	 	the instruction in stage 3 DOES need to writeback to the register file when a delayed load writeback is about to happen, then the instruction in stage 3 must be held up and not allowed to change the processor state, whilst the data from the delayed load is clocked into stage 4 from
40		stage 3. *** Note that p3wb_en can be true even when the processor
		is halted, as delayed load writebacks and host writes use this signal in order to access the core registers. ***
45	wben 	L This signal is the stage 4 write enable signal. It is latched from p3wb_en. Stage 4 is never held up.
50	p2iv it	L Pipeline stage 2 instruction valid. This latched signal indicates that the instruction in stage 2 is valid. When
	 	is set false, the instruction is stage 2 is either a junk value clocked in to keep the pipeline running, or an instruction which was killed by the interrupt system.
55	p3iv 	L Pipeline stage 3 instruction valid. This latched signal indicates that the instruction in stage 3 is valid. When
60	it 	is set false, the instruction is stage 3 is either a junk value clocked in to keep the pipeline running, or an instruction which was killed by the interrupt system, or a blank slot inserted when the instruction in stage 2 was

ifetch)

	 	not allowed to complete on the previous cycle. This blank slot must be inserted otherwise the instruction which was executed by stage 3 during the previous cycle will be
5	executed 	again during the current cycle.
10	 This si	gnal indicates to the program counter that a new value can be This will be the case when:
15	 a. the	A valid instruction has been fetched and can be passed on to stage 2, allowing the memory controller to start looking for
		next instruction to be executed.
20	 contains	*** Note that this logic handles the case when stage 2
	and	an invalid instruction which is held due to stall in stage 3,
		we allow the instruction in stage 1 to move into stage 2. ***
. 25	b. 	An interrupt is in stage 2, and the interrupt vector is to be clocked into the program counter. The instruction now being fetched into stage 1 will be killed anyway, but we must wait until it has been fetched to be sure that we do not issue a
30	new has	fetch request to the memory controller before the last one
		The interrupt vector should only be clocked into the
35	program 	counter when the interrupt can move out of stage 2. This will ensure that the correct pc value will be placed in the
	interrupt	link register.
40		also want to forcibly prevent the program counter from being in some cases:
45	a.	An interrupt has been recognized, and we want to kill the instruction currently in stage 1, and not increment the
	program into	counter in order to ensure the correct PC value is stored
		the appropriate interrupt link register.
50	b.	The breakpoint instruction (or valid actionpoint) is detected
	and 	the pipeline is to be flushed, and then halted.
55	c.	A single instruction step is being executed, whilst
	preventing one	another ifetch from being generated in order to only execute
		instruction at a time. During a single instruction step the

only allowed to be updated and (thereby generating a new

when:

```
1.a valid instruction in stage 1 is allowed to pass into
                     stage 2.
5
                   2.a branch or jump instruction is in stage 2 has a killed
                     delay slot.
    --
                   3.an instruction is in stage 2 that uses a long immediate.
    __
10
    ---
                   4.an interrupt has been detected and is now in stage 2.
    --
        *** Note that if an invalid instruction in stage 2 is held (this will
    __
15
    be
            due to a stall at stage 3) then the instruction in stage 1 will
    --
    be
            allowed to move into stage 2. ***
    --
20
    --Added to allow pc updates to advance ifetching
    -- ip2ivalid_r prevents the core advancing more than 1 cycle
    -- i_p2_fst_ifetch_r = '1' and i_fst_ifetch_r = '0' allow the core to
    -- initially advance ifetch to get thing 'rolling'
25
                <= '0'
                        WHEN en = '0'
        ipcen
                     OR (ip2ivalid_r = '0' and not (i_p2_fst_ifetch_r = '1'
    and i_fst ifetch r = '0')
                                  --or (ip2limm = '1' and i p2merge valid r =
30
     '1')
                           OR (p2int = '1' AND ien2_non_iv = '0')
                           OR (ip2iv = '1' AND ien2 non iv = '0')
                           OR (i break stage1 = '1')
                                 or (ip2limm = '1' and ip2killnext = '1' and
35
    i p2merge valid r = '0')
                           OR inst stepping = '1'
                           OR plint = '1'
                                                            ELSE
                    '1';
40
    ----- inst stepping : PC Disable for single instruction step -----
     -- The signal inst stepping prevents the PC from being updated, by
    disabling
45
    -- the PC enable signal (pcen). The signal is set when a single
    instruction
     -- step is being performed and the PC does not need to be updated
     -- (pcen step = '0').
50
         inst stepping <= '1' WHEN do inst step = '1'
                               AND pcen step = '0'
                                                             ELSE
                          101;
55
    -- The signal pcen_step is set when a single instruction step is being
    -- executed if the PC needs to be updated. This happens in the following
    -- cases:
    --
                 A valid instruction in stage one is allowed to pass into
60
                 stage 2.
```

```
A branch or jump in stage 2 has a killed delay slot.
                An instruction using long immediate is in stage 2.
5
                An interrupt has been detected and is now in stage 2.
        pcen_step <= '1' WHEN (do_inst_step = '1'</pre>
                           AND p2step = '0')
10
                            OR (p2step = '1'
                           AND (ip2killnext ='1'
                            OR ip2limm = '1'))
                            OR p2int = '1'
                                                              ELSE -
15
                      101;
     ----- stop_step : stop single instruction step when finished --
          The stop_step signal is related to single instruction step. When the
20
          single instruction has been completed the stop_step signal goes
     __
     high.
          Depending on the type of instruction the stop is made in different
          places in the pipeline:
25
     __
          a. Branches and jumps with delay slots that are not killed stop in
     ___
             stage 2, because the instruction in the delay slot count as a new
     __
             instruction. Next instruction step will execute the branch
     __
     __
             and the delay slot.
30
     ٠__
          b. All other instructions complete in stage 3 (if writeback is not
     --
             performed) or stage 4 (if writeback is performed).
     --
          When the stop step signal goes high the ARC is halted,
          the step tracker signals (below) are reset and a new instruction
35
     fetch
          is generated.
         istop_step <= '1' WHEN (ip2bch = '1'</pre>
40
                            AND ip2limm = '0'
                             AND ip2killnext = '0'
                             AND p2step = '1')
                             OR (p3step = '1'
                             AND ip3wb en = '0')
45
                                                     ELSE
                        101;
         stop step <= istop step;</pre>
50
      ----- step tracker : keeps track on the single step instruction ----
          The step_tracker process keeps track on where in the pipeline the
          instruction is during single instruction step. It generates three
55
          tracking signals: p1p2step, p2step and p3step. The signal p2step
          is high when the instruction is in pipestage 2 and p3step is high
          when the instruction is in pipestage3. As you see in the timing
          diagram below p2step and p3step stays high after being set until
          the cycle after the stop signal stop_step is issued, which means
60
          that the instruction has completed.
```

```
Here is an example how the step tracker process works for an
         instruction with writeback and no long immediate. The pipeline
          is clean before the step starts.
5
    __
     __
          ck
          do inst step /
10
          ienl
          ivalid
15
          p1p2step
          p2step
          p3step
20
          ip3wb_en
          stop_step
     ___
          The signal plp2step is set when a valid instruction has moved from
25
     __
          stage 1 to stage2. This signal sets p2step. But p2step is not only
     __
          set by p1p2step but also if there is already an instruction in
     __
          stage 2 that uses long immediate or has a killed delay slot or if
          an interrupt is in stage 2 (p2int is set). This can happen if the
          ARC was just halted after running in free-running. The pipeline
30
          can then be filled with anything in this situation. This can only
          happen on the first instruction step after free-running mode. On
          the second consecutive instruction step the pipeline will be clean.
35
         p2step <= p1p2step OR
                    (do_inst_step AND (ip2limm OR ip2killnext OR p2int));
     step_tracker: PROCESS(ck, clr)
40
         BEGIN
         IF clr = '1' THEN
             p1p2step <= '0';
             p3step <= '0';
         ELSIF (ck'EVENT AND ck = '1') THEN
45
              IF istop_step = '1' THEN
                 p1p2step <= '0';
              ELSIF (ien1 = '1' AND (ivalid = '1' OR plint = '1')) THEN
                 plp2step <= do_inst_step;</pre>
50 .
              END IF;
              IF istop_step = '1' THEN
                 p3step <= '0';
              ELSIF ien2 = '1' THEN
55
                 p3step <= p2step;
              END IF;
          END IF;
 60
       END PROCESS;
```

```
______
    -- A load of signals inserted to reduce the complexity of the logic
    -- minimization task for the ivalid signal
        ien2 non iv <= '0' WHEN en = '0'
                             OR ien3_non_iv = '0'
                             OR (holdup12 OR ihp2_ld_nsc) = '1'
                             OR xholdup12 = '1'
10
                             OR ibch_holdp2 = '1' ELSE
                       '1';
        ien3 non iv <= '0' WHEN en = '0'
                             OR (xholdup123 AND xt_aluop) = '1'
15
                             OR mwait = '1'
                             OR ip3_load_stall = '1'
     ELSE
                        '1';
20
            ______ ifetch : Tell M/C to do a fetch -----------
     -- This signal is used to tell the memory controller to do another
     -- instruction fetch with the program counter value which will appear at
25
     -- the end of the cycle. It is normally the same as poen except for when
     -- the processor is restarted after a reset, when an initial instruction
     -- fetch request must be issued to start the ball rolling.
          In addition, ifetch will be set true when the host is allowed to
30
     change
     -- the program counter when the ARC is halted. This will means that the
     -- program counter value will be passed out to the memory controller
     -- correctly. The ifetch signal is not set true when there is an
35
     instruction
     -- fetch still pending.
     -- Signal i_awake will be true for one cycle after the processor is
     started
40
     -- after a reset.
         i awake <= en AND NOT l_go;
     -- Signal i hostload will be true when an new instruction fetch needs to
45
      -- issued due to the host changing the program counter.
                                     h_pcwr = '1'
 50
          i hostload <= '1'</pre>
                             WHEN
                                    ip2ivalid r = '1' AND n_go = '1'
                              AND
                         101;
 55
                             WHEN en = '0'
                     <= '0'
          i fetchen
                             OR (ip2ivalid r = '0'
                                  and not (i_p2_fst_ifetch_r = '1'
                                            and i fst ifetch_r = '0'))
                           OR (p2int = '1' AND ien2 non_iv = '0')
 60
                            OR (ip2iv = '1' AND ien2 non_iv = '0')
```

```
CT/US01/07360
```


```
OR (i break stage1 = '1')
                           OR inst stepping = '1'
                          OR plint = '1'
                                                            ELSE
                        '1';
5
    -- The ifetch signal comes from either pcen, kick-start after reset, or
    -- when a fetch is required as the host has changed the program counter.
        i_ifetch <= i_fetchen OR i_awake OR i_hostload;</pre>
10
                         <= pcen OR i awake OR i hostload;</pre>
              i ifetch
     --ARC3
     -- The latch is set true after the processor is started after a reset,
15
    -- will stay true until the next reset.
     -- 1 go is taken low when the instruction cache is invalidated
     -- This is in order to prevent a lockup situation
20
                 <= en OR 1 go;
        n qo
                 <= n go AND not ivic;
        ni go
             PROCESS(ck, clr)
     lego:
25
         BEGIN
         IF clr = '1' THEN
            l_go <= '0';
         ELSIF (ck'EVENT AND ck = '1') THEN
30
            1_go <= ni_go;
         END IF;
      END PROCESS;
     ----- ipending: An instruction is being fetched -----
35
     -- This signal is set true when an instruction fetched has been issued,
     -- (i.e. not directly after reset) and the fetch has not yet completed,
     -- signaled by ivalid = '0'.
40
         It is used to prevent writes to the pc from the host from generating
     -- an ifetch request when there is already an instruction fetch pending.
     -- Host accesses are rejected with hold_host, generated in hostif.vhd
45
     ipend : process(ck, clr)
         begin
             IF clr = '1' THEN i_ipending <= '0';</pre>
             ELSIF ck = '1' AND ck'event THEN
50
                 -- entry state : when ARC is started onwards
                   IF i ifetch = '1' THEN i ipending <= '1';</pre>
                   END IF:
55
                 -- entry state : when ARC is started onwards
                 IF i ifetch = '1' THEN i ipending <= '1';</pre>
                 END IF;
60
                 -- exit state : i.e. when no more fetches are required
```

```
-- Or: An instruction cache invalidate puts us back into
                       the immediately post-reset condition.
                  IF (i ifetch = '0' AND ivalid = '1')
                                                       THEN ipending <= '0';
                     OR (ivic = '1')
5
                  END IF;
                      --Pending ifetchs in the core are cancelled when an
10
    ivalid
                      --returns from the cache or an invalidate is requested
                IF (--i ifetch = '0' AND
                             ivalid = '1')
                                                      THEN i ipending <= '0';
                   OR (ivic = '1')
15
                END IF;
            END IF;
         END PROCESS;
20
        ----- en1 : Pipeline 1 -> 2 transition enable -----
     -- This signal is true at all times when the processor is running except
25
     -- when:
     __
            A valid instruction in stage 2 cannot complete for some reason, or
     -- a.
            if an interrupt in stage 2 is waiting for a pending instruction
     fetch
30
            to complete.
     __
     __
            A breakpoint instruction (or valid actionpoint) is detected and
            stage 2 has to be halted, while the remaining stages are flushed,
     and
     -- .
35
            then halted.
            The single instruction has already moved on to stage 2 and this
     -- c.
            instruction does not depend on the following instruction.
            This is a special case that only happens during single instruction
            step. Because single instruction step finishes the instruction
40
     that
            was in pipeline stage 1, this is actually the starting mechanism
     of the
            single instruction stepping. The next instruction is not allowed
            to pass on until the instruction in further down the pipe has
 45
            completed and not until a new single instruction step command
      __
      ___
            has been generated.
      --
         *** Note that if an invalid instruction in stage 2 is held (this will
 50
      bе
              due to a stall at stage 3) then the instruction in stage 1 will
      be
              allowed to move into stage 2. ***
      --An additional disable flag is added to cope with ifetch stalling and
 55
      -- the cache keeping ivalid high even though the instruction in stage 1
      --has moved to stage 2 or further.
          ien1 <= '0' WHEN en = '0'
                           OR (p2step = '1' AND ip2pldep = '0' AND p2int = '0')
 60
                           OR (i_break_stagel = '1')
```

```
OR (p2int = '1' AND ien2 = '0')
                          OR (ip2iv = '1' AND ien2 = '0')
                          or i_pl_used_r = '1'
                              -- or (i_ifetch_r = '0' and i_ipending = '0')
-- or (i_ipending = '0'and i_awake = '0')
5
                                 ELSE
                    111;
    -- The signal ienl_lowpower (below) is almost always equal to ienl
10
     (above), except
     -- when the opcode is not valid. This prevents invalid opcodes to
    propagate to
     -- pipeline stage 2 and thereby power is saved.
     -- This is ONLY used to enable the p2iw latch. The global EN1 stays as
15
     -- The ivalid signal is also used in sync_regs to switch off RAM reads
     when the
     -- new instruction is not valid.
20
                                     WHEN (ivalid = '0')
                                                             ELSE
         ienl lowpower <=
                              '0'
                              ienl;
     _____en2 : Pipeline 2 -> 3 transition enable -----
25
     -- This signal is true when the processor is running, and the
     instruction
     -- in stage 2 can be allowed to move on into stage 3. It may be held up
30
     for
     -- a number of reasons:
                 A register referenced by the instruction is currently the
             a.
35
     subject
                  of a pending delayed load. (holdup12 from the scoreboard
     __
     unit).
                  Stage 2 contains an instruction which requires a long
40
     immediate
                  data value from stage 1 which cannot be fetched on this
     __
     cycle.
                  (ip2limm = '1')
      --
                  Stage 2 contains a jump/branch instruction, which require
45
     that the
                  correct instruction be present in the delay slot following
      the
                  jump/branch instruction.
      __
                  ( ip2bch = '1', ivalid = '0')
50
                  An interrupt in stage 2 is waiting for a pending instruction
                  fetch to complete before issuing the fetch from the interrupt
      __
                  vector.
 55
                  A valid instruction in stage 3 is held up for some reason.
                  - Note that stage 3 will never be held up if it does not
      contain
                  a valid instruction.
 60
                  Extensions require that stage 2 be held up, probably due to a
```

OCID. JUIC - 0400370 83 1 4

```
register not being available for a read on this cycle.
                 The branch protection system detects that an instruction
     setting
5
                 flags is in stage 3, and a dependent branch is in stage 2.
     Stage 2
                 is held until the instruction in stage 3 has completed.
                 The opcode is not valid (ip2iv = '0') and this is not due to
10
     an
                 interrupt (i.e p2int = '0'). This is done to reduce power
     consumption.
                 The actionpoint debug mechanism or the breakpoint instruction
             i.
15
                   is triggered and thus disables the instructions from
     --
                 going into stage 3 when the instruction in stage 1 is the
     --
     delay slot
                 of a branch/jump instruction.
20
                 A branch/jump with a delay slot that is not killed is in
     stage 2
                 during single instruction step.
     --
     --
     -- All ivalid have been changed to p2ivalid_r so the processor doesn't
25
     -- get more than one cycle ahead
     -- Additionally instructions in stage 2 referencing a limm can only move
     -- after the limm is merged.
     -- Also when stage 2 is stalled when pl has be used ...
30
                 <= '0' WHEN en = '0'
         ien2
                          OR ien3 = '0'
                           OR (holdup12 OR ihp2_ld_nsc) = '1'
                           OR xholdup12 = '1'
                                                   or (i_p2merge_valid_r = '0'
35
     and
                                                   p2limm = '1')
                           OR (p2int = '1' AND ip2ivalid r = '0')
                           OR (ip2bch = '1' AND ip2ivalid r = '0')
                           OR (ip2limm = '1' AND ip2ivalid_r = '0')
40
                           OR ibch_holdp2 = '1'
                           OR (ip2\overline{i}v = '0' \text{ AND } p2int = '0')
                           OR (i break_stage2 = '1')
                           or i pl_used_r = 'l'
                           OR (plp2step = '1' AND ip2bch = '1'
45
                          AND ip2limm = '0' AND ip2killnext = '0')
                                                                ELSE
                     '1';
50
      ----- ibch holdp2 : Branch protection system --------
      -- In order to reduce code size, we want to remove the need to have a NOP
 55
      -- between setting the flags and taking the associated branch.
                                  0, r0, 23
                                                  ; is r0=23?
      -- e.g.
                      sub.f
                                                  ; padding instruction. <<----
                      nop
                                  r0_is_23
60
                      bz
```



```
-- In order that the compiler does not have to generate these
    instructions,
    -- we can generate a stage 2 stall if an instruction in stage 3 is
    attempting
    -- to set the flags. Once this instruction has completed, and has passed
5
    out
    -- of stage 3, then stage 2 will continue.
    --
    -- We need to detect the following types of valid instruction at stage 3:
10
         i. Any ALU instruction which sets the flags (p3setflags)
     --
     -- ii. Jcc.F or JLcc.F
     -- iii. A FLAG instruction.
15
         ibch_p3flagset <= ip3iv WHEN (ip3setflags = '1')</pre>
     -- ALU
                                    OR ((ip3i = ojcc) AND (ip3_fbit = '1'))
     -- Jcc/JLcc
                                    OR ((ip3i = oflag) AND (ip3c = so_flag))
20
     ELSE -- FLAG
                              101;
     -- In order to generate the stall, we also need to detect a valid branch
25
     instruction.
     -- present in stage 2 (ip2bch).
     -- We generate a stall when the two conditions are present together:
     -- a. An instruction in stage 3 is attempting to set the flags
30
     -- b. A branch instruction at stage 2 needs to use these new flags
      -- Note that it would be possible to detect the following conditions to
     qive
      -- theoretical improvements in performance. These are very marginal, and
35
     have
      -- been left out here for the sake of simplicity, and the fact it would
      -- difficult for the compiler to take advantage of these optimizations.
      -- Both cases remove the link between setting the flags and the
 40
      following
      -- branch, either because the flags don't get set, or because the branch
      doesn't
      -- check the flags.
 45
      __
      -- i. Conditional flag set instruction at stage 3 does not set flags
              e.g. add.cc.f r0,r0,r0, resulting in C=1
      -- ii. Branch at stage 2 uses the AL (always) condition code.
 50
                                                                       -- p3
          ibch holdp2 <= '1' WHEN (ibch_p3flagset = '1')</pre>
      setting flags
                                                                       -- branch
                               AND (ip2bch = '1')
                                                         ELSE
 55
      in p2
                          101;
```

.



		on? . Storo ? instruction completion control
		en3 : Stage 3 instruction completion control
		·
5	This significant	gnal is true when the processor is running, and the
-	in stage	e 3 can be allowed complete and set the flags if appropriate. may be prevented from completing for a number of reasons:
10	a.	An extension multi-cycle ALU operation has requested extra
10	time	to complete the operation (xholdop123). Note that this can
	only the	be the case when extension alu operations are enabled with
15		xt_aluop constant in extutil.vhd.
	b.	The memory controller is busy and cannot accept any more load
20		store operations. (mwait)
	c.	Deleted in v6.
		p2iv : Stage 2 instruction valid
25		
	instruc	gnal indicates that stage 2 contains a valid instruction. The tion in stage 2 may not be valid for a number of reasons:
30	a. in	A breakpoint/actionpoint has been detected, and instructions
		stage two are to be invalidated for when the ARC is to be restarted.
35	b.	The correct instruction word could not be fetched in time, so a junk instruction is inserted into the pipeline to keep it flowing.
40	c. was in	An interrupt was recognized, causing the instruction which
40		stage 1 (valid or not) to be killed.
	d. 2,	The interrupt which was recognized, and which is now in stage
45	 interrupt	requires a blank delay slot to perform the jump to the
	 	vector. The instruction in stage 1 is therefore killed.
50	e. 	A long immediate data value was required by the previous instruction, and is killed to prevent it being executed as a real instruction.
	f.	The delay slot mechanism of a jump/branch instruction in
55	stage 2 	has decided that the following instruction should be killed. Note that this instruction must be present in stage 1 in
	order 	to be killed, before the pipeline can be moved on. This is handled by the en2 signal.
60		

```
T/US01/07360
```

```
The single instruction in stage 2 will move on to stage 3 the
                next cycle. This is a special case which only occurs during
    ___
                a single instruction step. This must be done to avoid the
    __
                instruction from being executed repeatedly in stage 2. The
                reason this does not kill instructions with long immediates
5
                or delay slots is because of the signal ien2. The signal ien2
                is not set when there is an instruction in stage 2 that uses
                long immediate or delay slot in stage 1 in this situation.
    a
10
    The
                reason is that stage 2 stalls while another fetch is being
    done
                 in order to get the LIMM/delay slot.
     -- The appropriate value is latched into p2iv when the instruction in
15
     stage 1
     -- is allowed to move into stage 2.
     --Jumps can move independently of delay slot instructions in this case
     -- delays which need to be killed are killed by pending kill logic
20
     (i_pending_kill_r)
                             WHEN ((i_break_stage1 = '1') AND
         n p2iv <= '0'
                                   (i_break_stage2 = '0') AND ien2 = '1') OR
                                   (\overline{p2}step = '1' AND ien2 = '1')
                                                                          ELSE
                             WHEN ien1 = '0'
                    ip2iv
25
                              WHEN (plint OR p2int) = '1'
                                       OR ip2limm = '1'
                                       OR ip2killnext = '1'
     ELSE
                                OR ip2killnext = '1'
30
                                      or i_pending_kill_r = 'l'
     ELSE
                     ivalid;
35
                   PROCESS(ck, clr)
      p2ivreg:
          BEGIN
          IF clr = '1' THEN
 40
              ip2iv <= '0';
          ELSIF (ck'EVENT AND ck = '1') THEN
              ip2iv <= n_p2iv;</pre>
          END IF;
 45
       END PROCESS;
           ----- p3iv : Stage 3 instruction valid ------
 50
          This signal indicates that stage 3 contains a valid instruction. The
          instruction in stage 3 may not be valid for a number of reasons:
                  The instruction was marked as invalid when it moved into
              a.
  55
       stage 2,
                   i.e. p2iv = '0'.
       --
              b. The instruction in stage 2 has not been able to complete for
       __
       some
                   reason, and the instruction in stage 3 has been able to
  60
       complete
```

```
and will move on at the end of the cycle. It is thus
    necessarv
                to insert a blank slot into stage 3 to fill in the gap. If
    this
                is not done, the instruction which was in stage 3 will be
5
                executed again, and this would of course be *bad news*.
        n_p3iv <= ip3iv
                            WHEN ien3 = '0'
                                                                       FLSE
                            WHEN ien2 = '0' AND ien3 = '1'
                                                                       ELSE
10
                   101
                   ip2iv;
                 PROCESS(ck, clr)
     p3ivreg:
15
         BEGIN
        IF clr = '1' THEN
            ip3iv <= '0';
        ELSIF (ck'EVENT AND ck = '1') THEN
20
            ip3iv <= n p3iv;
        END IF;
      END PROCESS;
25
     ----- Disable Logic to Stall the ARC ------
     ----- for Actionpoint System -----
30 . --
     -- The pipeline flushing mechanism has been introduced to support the
     -- breakpoint instruction and actionpoint hardware. Each stage of the
     -- pipeline is stalled explicitly, and once all stages one, two and three
     -- have been stalled the ARC is stalled via en bit
35
     -- This signal is true when both of the the following conditions are
                The instruction in stage one should be killed when it
40
             a.
     advances
                 into stage two.
            b. The actionpoint mechanism was set by the hardware breakpoint
45
                 alone.
                       <= ip2killnext AND hw_brk_only;
         i kill AP
     -- The stalling signal for stalling enl is defined by i_break_stage1, and
     -- this is set to '1' on the following conditions:
50
                 The breakpoint instruction has been detected at stage one,
     __
     i.e.
                 i_brk_inst = '1'or an actionpoint has been triggered by a
55
     valid
                 signal from the OR-plane.
     __
             b. The instruction in stage one of the pipeline is to be
     executed,
60
                 and not killed.
```

710--WO 016037842 1 -

__

```
CT/US01/07360
```

```
The sleep instruction has been detected in stage 2.
            c.
                The ARC is sleeping already (sleeping = 'l') due to a sleep
            d.
                instruction that was encountered earlier.
5
    __
                          <= '1' WHEN i brk inst = '1'
        i_break_stage1
                                    OR ip2sleep inst = '1'
                                    OR sleeping = '1'
                                    OR (actionhalt = '1'
10
                                                                        ELSE
                                    AND i kill AP = '0')
                           '0';
    -- The stalling signal for stalling en2 is defined by i_break_stage2, and
     -- this is set to 'l' on the following conditions:
15
                A breakpoint/actionpoint instruction has been detected at
     __
             a.
     stage
                 one, i.e. i_brk_inst = '1'. For example, an actionpoint has
                been triggered by a valid signal from the OR-plane,
20
                 This has to true when there is an instruction
                 in stage one is in the delay slot of a branch, jump or loop
                 instruction. It can also be long immediate data.
     __
     --
                 A breakpoint/actionpoint instruction has been detected at
25
     stage
                 one, i.e. i_break_stage1 = '1'. For example, an actionpoint
     has
                 been triggered by a valid signal from the OR-plane.
                  This has to true when there is an interrupt in
30
                 stage two, i.e. p2int = '1'
     __
                                  WHEN ((ip2pldep = '1' OR p2int = '1')
         i break stage2 <= '1'
                                        AND (i_break_stage1 = '1'))
                                                                          ELSE
                            101;
35
     -- As the pipeline is flushed of instructions when the breakpoint
     instruction
     -- or a valid actionpoint is detected it is important to disable each
 40
     stage
     -- explicity. These signals have to follow the last instruction which is
     being
     -- allowed to complete. A normal instruction in stage one will mean that
     -- instructions in stage two, three and four will be allowed to complete.
 45
      -- for an instruction in stage one which is in the delay slot of a
     branch, loop
      -- or jump instruction means that stage two has to be stalled as well.
      Therefore,
      -- only stages three and four will be allowed to complete.
 50
      -- The qualifying valid signal for stage two is defined by
      i n AP p2disable,
      -- and this is set to '1' on the following conditions:
 55
                  There is an instruction in stage two which has a dependency
      __
      in
                  stage one, i.e. i_break_stage2 = '1'.
      __
```

The breakpoint instruction or actionpoint has been detected, 60 -b. i.e.

```
i break_stage1 = '1' and the instruction in stage two is
    enabled,
                 ien2 = '1', and the instruction is allowed to move on.
5
                 The breakpoint instruction or actionpoint has been detected,
    i.e.
                 i break stage1 = '1' and the instruction in stage two is
    __
    invalid,
                 ip2iv = '0'.
10
        i n AP p2disable <= '1'
                                  WHEN i break stage2 = '1' OR
                                        (i break stage1 = '1'AND
                                        ((ien2 = '1' AND ip2iv = '1') OR
                                        ip2iv = '0'))
15
    ELSE
                            '0';
    -- The qualifying valid signal for stage three is defined by
20
    i n AP p3disable,
    -- and this is set to '1' on the following conditions:
    __
                 The instruction in stage two is invalid, i AP p2disable r =
     '1'.
25
                 Also the instruction in stage three is enabled, en3 = '1',
    and
                 the instruction is allowed to move on.
             b. The instruction in stage two is invalid, i AP p2disable r =
30
     '1'.
     --
                 Also the instruction in stage three is invalid, ip3iv = '0'.
         i n AP p3disable <= '0'
                                  WHEN i break stage1 = '0'
                                                                           ELSE
                                   WHEN (i_AP_p2disable_r = '1') AND
35
                                        ((ien3 = '1' AND ip3iv = '1') OR
                                        ip3iv = '0')
                                                                           ELSE
                              101;
     update AP disable :
                            PROCESS(ck, clr)
40
          BEGIN
         IF clr = '1' THEN
             i_AP_p2disable_r <= '0';
45
             i_AP_p3disable_r <= '0';
         ELSIF (ck'EVENT AND ck = '1') THEN
             i_AP p2disable r <= i n_AP_p2disable;
             i_AP_p3disable_r <= i_n_AP_p3disable;
         END IF;
50
      END PROCESS;
     -- Output Dives for halting the ARC
55
         AP_p3disable_r <= i AP_p3disable_r;
     END synthesis;
```

OCID- -WO - NIEGRARAS I -

60

10

15

20

25

30

---- 040007940 I x

WE CLAIM:

A method for avoiding the stalling of long immediate data instructions in a 1. pipelined digital processor core having at least fetch, decode, and execution stages, comprising;

identifying, within said pipeline, at least one instruction containing long immediate values;

determining whether said at least one instruction has merged when said at least one instruction is in said decode stage of said pipeline; and

preventing said core from halting before said at least one instruction has merged.

- The method of Claim 1, wherein said act of determining comprises examining 2. merge logic operatively coupled to said decode stage of said core to determine if a valid merge signal is present.
- The method of Claim 2, wherein said act of identifying at least one instruction 3. comprises identifying an instruction selected from the group comprising (i) load immediate instructions, and (ii) jump instructions.
 - A digital processor core, comprising: 4. an instruction pipeline having a plurality of stages;

an instruction set having at least one instruction with multiple word long immediate values associated therewith;

core logic adapted to selectively treat said at least one instruction with said multi-word long immediate values as a single instruction word, said core logic preventing stalling of said core before processing of said at least one instruction has completed.

- The core of Claim 4, wherein said at least one instruction comprises an opcode 5. and immediate data, said opcode and immediate data having at least one boundary there between, and said core is prevented from stalling on said at least one boundary.
- The core of Claim 5, wherein said instruction set further comprises a base 6. instruction set and at least one extension instruction, said extension instruction being adapted to perform at least one function not defined within said base instruction set.
- The core of Claim 6, further comprising extension logic adapted to execute 7. said at least one extension instruction.
- A method of reducing pipeline delays within a pipelined processor, 8. comprising:

providing a first instruction word; providing a second instruction word; and

defining a single large instruction word comprising said first and second instruction words;

5

10

processing said single large word as a single instruction within said processor, thereby preventing stalling of the pipeline upon execution of said first and second instruction words.

- 9. The method of Claim 8, wherein the acts of providing said first and second instruction words comprises providing an instruction having at least one long immediate value.
- 10. The method of Claim 9, wherein the act of providing said instruction having said at least one long immediate value comprises providing an instruction opcode within said first instruction word, and said at least one long immediate value within said second instruction word.

15

11. The method of Claim 9, wherein the act of processing comprises:

determining whether said first and second instruction words have merged within said pipeline; and

if said first and second words have not merged, preventing said pipeline from stalling on the boundary between said first and said instruction words.

20

12. A pipelined digital processor, comprising:

a pipeline having instruction fetch, decode, execute, and writeback stages;

a program memory adapted to store a plurality of instructions at addresses therein;

25

a program counter adapted to provide at least one value corresponding to a at least one of said addresses in said memory;

decode logic associated with said decode stage of said pipeline;

an instruction set comprising a plurality of instructions, said plurality further comprising at least one breakpoint instruction; and

30

a program comprising a predetermined sequence of at least a portion of said plurality of instructions, and including said at least one breakpoint instruction, said program being stored at least in part in said program memory;

wherein the decode of said at least one breakpoint instruction during execution of said program occurs after said instruction fetch stage using said decode logic, and said wherein said program counter is reset back to the memory address

10

15

20

25

value associated with said breakpoint instruction after said breakpoint instruction is decoded.

- 13. The processor of Claim 12, further comprising an extension logic unit adapted to execute one or more extension instructions.
- 14. The processor of Claim 13, wherein said instruction set further comprises at least one extension instruction, said at least one extension instruction adapted to perform a predetermined function upon execution within said extension logic unit.
- 15. A method of debugging a digital processor having a multi-stage pipeline with fetch, decode, execute, and writeback stages, a program memory, a program counter adapted to provide at least one address within said memory, and an instruction set stored at least in part within said program memory, said instruction set including at least one breakpoint instruction, comprising;

providing a program comprising at least a portion of said instruction set and at least one breakpoint instruction;

running said program on said processor;

decoding said at least one breakpoint instruction during program execution at said decode stage of the pipeline;

executing the breakpoint instruction in order to halt operation of said processor;

resetting said program counter to the memory address value associated with said breakpoint instruction; and

debugging said processor at least in part while said processor is halted.

- 16. The method of Claim 15, whereinsaid instruction set includes at least one extension instruction, said at least one extension instruction adapted to perform a predetermined function upon execution within said processor, said act of providing a program further comprises providing said at least one extension instruction therein, said method further comprising executing said at least one extension instruction during said dedubbing.
- 17. A method of enhancing the performance of a digital processor design, said processor design having a multi-stage instruction pipeline including at least instruction fetch, decode, and execution stages, an instruction set having at least one breakpoint instruction associated therewith, a program memory, and a program counter controlled at least in part by pipeline control logic, the method comprising:

10

20

25

30

providing a program comprising at least a portion of said instruction set, said at least portion including said breakpoint instruction;

simulating the operation of said processor using said program;

identifying a first critical path within the processing of said program based at least in part on said act of simulating, said critical path including the processing of said breakpoint instruction within said program; and

modifying said design to decode said breakpoint instruction within said decode stage of said pipeline so as to reduce processing delays associated with said first critical path.

- 18. The method of Claim 17, wherein the act of modifying further comprises adapting said pipeline control logic so that said program counter resets to the memory address value associated with said breakpoint instruction after said breakpoint instruction is decoded within said decode stage.
- 19. A method of reducing pipeline delays within the pipeline of a digital processor, comprising:

providing a first register having a plurality of operating modes;

defining a bypass mode for said first register, wherein during operation in said bypass mode, said register maintains the result of a first multi-cycle operation therein;

performing a first multi-cycle operation to produce a first result;

storing said first result of said first operation in said first register using said bypass mode;

obtaining said first result of said first operation directly from said register; and

performing a second multi-cycle operation using at least said first result of said first operation, said second operation producing a second result.

20. The method of Claim 19, wherein said multi-cycle operation comprises an iterative scalar calculation, said method further comprising performing the acts of storing, obtaining, and performing for said second result of said second operation, and a plurality of subsequent results from respective subsequent operations, wherein the result of a given operation is stored in said first register using said bypass mode, and subsequently obtained from said register for use in the next subsequent iteration of said calculation.

10

15

20

25

30

21. A processor core, comprising:

a multi-stage instruction pipeline having at least fetch, decode, and execute stages;

an instruction set having at least one multi-cycle instruction and at least one other instruction subsequent thereto; and

a first register disposed within the execute stage of said pipeline, said first register having a bypass mode associated therewith, said bypass mode adapted to:

- (i) retain at least a portion of the result of the execution of said at least one multi-cycle instruction within said execute stage; and
- (ii) present said result to said at least one other instruction for use thereby.
- 22. The processor core of Claim 21, wherein said first register is further adapted to latch source operands to permit fully static operation.
- 23. The processor core of Claim 21, wherein said at least one multi-cycle instruction comprises two sequential data words, the first of said data words comprising at least opcode, and the second of said data words comprising at least one operand.
- 24. The processor core of Claim 23, further comprising core logic adapted to selectively treat said at least one multi-cycle instruction with said data words as a single instruction word, said core logic preventing stalling of said core before processing of said at least one instruction has completed.
- 25. The processor core of Claim 23, wherein said instruction set further comprises at least one extension instruction, said at least one extension instruction being adapted to perform a predetermined function upon execution thereof by said core.
- 26. The processor core of Claim 25, further comprising an extension logic unit adapted to execute said at least one extension instruction.
- 27. A method of operating a data cache within a pipelined processor, said pipeline comprising a plurality of stages including at least decode and execute stages, at least one execution unit within said execute stage, and pipeline control logic, said method comprising:

providing a plurality of instruction words;

introducing said plurality of instruction words within said stages of said pipeline successively;

allowing said instruction words to advance one stage ahead of the data word within said data cache;

15

20

25

30

examining the status of said data cache; and stalling said pipeline using said control logic only when a data word required by said at least one execution unit is not present within said data cache.

- 28. The method of Claim 27, further comprising:

 making said data word available to said execution unit; and

 updating the operand for the instruction in the stage prior to said execute stage.
- 29. The method of Claim 28, wherein the act of updating comprises updating the operand in the decode stage of said pipeline.
- 30. A method of synthesizing the design of an integrated circuit, said design including a pipelined processor having optimized pipeline performance:

providing input regarding the configuration of said design, said configuration including at least one optimized pipeline architectural function;

providing at least one library of functions, said at least one library comprising descriptions of functions including that of said at least one pipeline architectural function;

creating a functional description of said design based on said input and said at least one library of functions;

determining a design hierarchy based on said input and at least one library; generating structural HDL and a script associated therewith; running said script to create a synthesis script; and synthesizing said design using synthesis script.

31. The method of Claim 30, wherein the act of providing input regarding the said at least one optimized pipeline architectural function comprises:

describing at least one multi-word instruction comprising a first opcode word and a second data word; and

specifying that said instruction is non-stallable on the boundary between said first and second words during execution thereof.

32. The method of Claim 30, wherein the act of providing input regarding the said at least one optimized pipeline architectural function comprises:

describing a multi-function register disposed within said pipeline, said register adapted to store the results of the execution of a multi-cycle instruction word within the execute stage of said pipeline; and

specifying that sid result be provided to at least one instruction subsequent to said multi-cycle instruction within said pipleine during operation.

OCID: <WO 0169378A2 I

33. The method of Claim 30, wherein the act of providing input regarding the said at least one optimized pipeline architectural function comprises:

describing pipeline control logic adapted to control the operation of said pipeline;

describing at least one execution unit within the execution stage of said pipeline;

describing at least one data cache structure within said design;

specifying that said pipeline control logic be at least partly decoupled from said data cache, thereby allowing the processing of a given instruction within said pipeline to proceed ahead of said data cache; and

further specifying that said pipeline control logic halt said pipeline if a data word required by said at least one execution unit is not present within said data cache.

5

10




Fig. 1

OCID: -WO 0169378A2 L:




Fig. 2

2010-3110 010027042 1







Fig. 3


CID. -MO 0160379 A2 1

			T .	T	T	T	Т					T		
		WB								Mov	7	3		Add
Fig. 3a.		E2						Ld	Mov/Ld	Ld			Add	
- '	Pipeline Stage	E1					Ld	Mov				Add		
	Pipel	Q				Ld	Mov	Add	Add	Add				
		H			Гd	Mov	Add							
		0		рТ	Mov	1								
		Reference	Step	350	352	354	356	358	360	260	205	364	366	368











0010. JUO 01007040 1



....



	ĺ
82	
_	
50	Ì
Fig	

			Pipeline Stage	tage	
Reference	Instruction Fetch Address	Fetch	Decode	Execute	Write-
Step	(Inst Addr: next_pc)	(Inst Addr:	(Inst Addr:		back
.		current pc)	last pc)		
820	J.d _A				
822	BrkB	J.d _A			
824	Targetc	BrkB	J.d _A		
826		Targetc	Brk _B	J.dA	
828			Brk		J.d _A
			Restart		
830			Brk		
			Restart		
832	AddB		Brk		
			Restart		
834	Targetc	Add _B			
836	Target2 _C	$Target_C$	Add _B		
838	Target3 _C	Target2c	$\operatorname{Target}_{\operatorname{C}}$	AddB	


2010: 3410 0160379A0 1

Fig. 8b

	T				T	Т	1		Τ	T			7			T					1		
	11/2:140	-SILV	back								Adda	4											-
Stage	Jules T	Execute								AddA												Adda	
Dingling Stage	₃Γ		(Inst Addr:	last_pc)				113	AddA	Brk_B	1,7	DIK	Restart	Rek	AIC S	Kestart	Brk	Restart			AddB	Move	TATOAC
		Fetch			currentpc)		A 4.4.	Anny	BrkB	Move	2								4 13	AddB	Move	7,62.7	MOVAC
		Instruction Fetch	Address	(Inst Addr: next_pc)		A 2.2	Anny	BrkB	Move								A 21.2	AddB		Movc	Morra	INDVAC	1 1 0x12 a
			Reference Step			1	840	842			846	8/8	010		850) } }		852		854	050	830	0.70


---- 046037942 1


		M	-															J.d _A
									J.d _A			J.d _A		J.d _A		J.d _A	J.d _A	AddB
Fig. 8c	Pipeline Stage	D E	(Inst Addr:	last_pc)				$J.d_A$	Brk _B J	Brk	Restart	Brk	Restart	Brk	Restart	?	Add _B	Target _C
F- (ĮŢ,	(Inst	Addr:	currentpc)		J.d _A	Brk _B	Targetc							Add _B	$Target_C$	Target2c
		Instruction Fetch	Address	(Inst Addr: next_pc)		J.d _A	Brk _B	Targetc						Add _B	1	Targetc	Target2 _c	Target3 _C
		Reference				098	862	864	998	898	*	870		872		874	876	878



-

OID INC 010027042 1






2010: JUO 018037842 I


Fig. 11a


			Pipel	Pipeline Stage		
Reference	0	Œ	D	E1	E2 ·	WB
1174	Ľď					
1176	Mov Ld	Ld				
1178	Add	Add Mov	Гq			
1180		Add Mov	Mov	Ld		
1182			Add	Mov	Ľď	
1184				Add	7	
1186				Add	Ld	Mov
1188				→ Add		Ld Ld
1190					Add	
1192						Add
1172						

1010--WO 016937842 L




.





F16. 14



1 CID: -WO 016937842 I

(19) World Intellectual Property Organization International Bureau





(43) International Publication Date 20 September 2001 (20.09.2001)

PCT

(10) International Publication Number WO 01/069378 A3

(51) International Patent Classification⁷: G06F 9/38, 9/30, 11/00, 17/50

(21) International Application Number: PCT/US01/07360

(22) International Filing Date: 8 March 2001 (08.03.2001)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

 60/188,428
 10 March 2000 (10.03.2000)
 US

 60/188,942
 13 March 2000 (13.03.2000)
 US

 60/189,634
 14 March 2000 (14.03.2000)
 US

 60/189,709
 15 March 2000 (15.03.2000)
 US

-1!-1-

(71) Applicant: ARC INTERNATIONAL PLC [GB/GB]; ARC House - Waterfront Business Park, Elstree Road, Elstree, Herts WD6 3BS (GB).

(72) Inventors: STRONG, Paul; 52 Stapleford Close, Chelmsford, Essex CM2 0RB (GB). DAVIS, Henry, A.; Suite E, 2131 Delaware Avenue, Santa Cruz, CA 95060 (US).

(74) Agent: GAZDZINSKI, Robert, F.; Gazdzinski & Associates, Suite A232, 3914 Murphy Canyon Road, San Diego, CA 92123 (US).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.

(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published:

with international search report

(88) Date of publication of the international search report: 25 July 2002

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

V

(54) Title: METHOD AND APPARATUS FOR ENHANCING THE PERFORMANCE OF A PIPELINED DATA PROCESSOR

(57) Abstract: A method and apparatus for enhancing the performance of a multi-stage pipeline in a digital processor. In one aspect, the stalling of multi-word (e.g. long immediate data) instructions on the word boundary is prevented by defining oversized or "atomic" instructions within the instruction set, thereby also preventing incomplete data fetch operations. In another aspect, the invention comprises delayed decode of breakpoint instructions within the core so as to remove critical path restrictions in the pipeline. In yet another aspect, the invention comprises a multi-function register disposed in the pipeline logic, the register including a bypass mode adapted to selectively bypass or "shortcut" subsequent logic, and return the result of a multi-cycle operation directly to a subsequent instruction requiring the result. Improved data cache integration and operation techniques, and apparatus for synthesizing logic implementing the aforementioned methodology are also disclosed.

INTERNATIONAL SEARCH REPORT

ational Application No PCT/US 01/07360

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 G06F9/38 G06F9/30

G06F11/00

G06F17/50

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols) $IPC\ 7\ G06F$

Documentation searched other than minimum documentation to the extent that such documents are included. In the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to daim No.
X	EP 0 489 266 A (TOKYO SHIBAURA ELECTRIC	4,5,8-10
Y	CO) 10 June 1992 (1992-06-10) the whole document	1-3,11, 31
Υ .	EP 0 380 849 A (DIGITAL EQUIPMENT CORP) 8 August 1990 (1990-08-08) page 12, line 20 - line 40	1-3,11
A	GB 2 247 758 A (TOKYO SHIBAURA ELECTRIC CO) 11 March 1992 (1992-03-11) the whole document	1,4,8
A	GB 2 322 210 A (FUJITSU LTD) 19 August 1998 (1998-08-19) the whole document	1,4,8
	-/	
		*

X Further documents are listed in the continuation of box C.	Palent family members are listed in annex.
*Special categories of cited documents: *A* document defining the general state of the art which is not considered to be of particular relevance *E* earlier document but published on or after the international filling date *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) *O* document referring to an oral disclosure, use, exhibition or other means *P* document published prior to the international filling date but later than the priority date claimed	 "T" later document published after the International filling date or priority date and not in conflict with the application but clied to understand the principle or theory underlying the invention "X" document of particular retevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. "&" document member of the same patent family
Date of the actual completion of the international search	Date of mailing of the international search report 1 0. 05. 2002
12 April 2002	1 0. 0 3. 2002
Name and mailing address of the ISA	Authorized officer
European Patent Office, P.B. 5818 Patentiaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl. Fax: (+31-70) 340-3016	Klocke, L

INTERNATIONAL SEARCH REPORT

tional Application No PCT/US 01/07360

	POCUMENTS CONCIDENTS TO DE DEL EVANT	701703 01707300
Category *	ation) DOCUMENTS CONSIDERED TO BE RELEVANT Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Odicgo,		
Y	K. GUTTAG: "microP's on-chip macrocode extends instruction set" ELECTRONIC DESIGN, vol. 31, no. 5, March 1983 (1983-03), pages 157-161, XP000211560 Denville, NJ, US	13,14,16
A	page 157, left-hand column	6,7
X Y	US 5 761 482 A (MATSUI HIDEO ET AL) 2 June 1998 (1998-06-02) column 1, line 1 -column 2, line 53	12,15
ı	column 10, line 32 - line 38	
A	EP 0 935 196 A (ANALOG DEVICES INC) 11 August 1999 (1999-08-11) column 6, line 40 -column 7, line 39	12,15,17
A	EP 0 849 673 A (TEXAS INSTRUMENTS INC) 24 June 1998 (1998-06-24) page 3, column 47 -column 55	12,15,17
X	EP 0 718 757 A (MOTOROLA INC) 26 June 1996 (1996-06-26)	19-23
Y	column 6, line 1 - line 29 column 9, line 1 - line 28	32
A	US 5 596 760 A (UEDA KATSUHIKO) 21 January 1997 (1997-01-21) the whole document	19,21
x	US 6 012 137 A (OZCELIK TANER ET AL) 4 January 2000 (2000-01-04) column 2, line 40 -column 3, line 30 column 16, line 55 -column 21, line 46	27-29
х	US 5 867 735 A (ZURAVLEFF WILLIAM K ET AL) 2 February 1999 (1999-02-02)	27
Υ	column 1 -column 6	33
A	EP 0 398 382 A (TOKYO SHIBAURA ELECTRIC CO) 22 November 1990 (1990-11-22) the whole document	27
A	STENSTROM P ET AL: "The design of a non-blocking load processor architecture" MICROPROCESSORS AND MICROSYSTEMS, IPC BUSINESS PRESS LTD. LONDON, GB, vol. 20, no. 2, 1 April 1996 (1996-04-01), pages 111-123, XP004032558 ISSN: 0141-9331 the whole document	27
	-/	

INTERNATIONAL SEARCH REPORT

PCT/US 01/07360

		PCT/US 01	/0/360
C.(Continua	ANTICE DOCUMENTS CONSIDERED TO BE RELEVANT	<u></u>	
Category °	Charton of document, with indication, where appropriate, of the relevant passages		Relevant to claim No.
X	LIN J J: "FULLY SYNTHESIZABLE MICROPROCESSOR CORE VIA HDL PORTING" HEWLETT-PACKARD JOURNAL, HEWLETT-PACKARD CO. PALO ALTO, US, vol. 48, no. 4, 1 August 1997 (1997-08-01), pages 107-113, XP000733163		30
Y	the whole document		31-33
X	ELMS A: "TUNING A CUSTOMISABLE RISC CORE FOR DSP" ELECTRONIC PRODUCT DESIGN, IML PUBLICATION, GB, vol. 18, no. 9, 1997, pages 19-20, XP000909039 ISSN: 0263-1474 the whole document		30,31
Α	the whole document	•	27
A	BEREKOVIC M ET AL: "A core generator for fully synthesizable and highly parameterizable RISC-cores for system-on-chip designs" IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS. SIPS. DESIGN AND IMPLEMENTATION, 8 October 1998 (1998-10-08), pages 561-568, XP002137267 the whole document		30-33
		·	
			·



INTERNATIONAL SEARCH REPORT Observations where certain claims were found unsearchable (Continuation of item 1 of first sheet) This International Search Report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons: Claims Nos.: because they relate to subject matter not required to be searched by this Authority, namely: See additional sheet "FURTHER INFORMATION" Claims Nos.: because they relate to parts of the International Application that do not comply with the prescribed requirements to such an extent that no meaningful International Search can be carried out, specifically: Claims Nos.: because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a). Box II Observations where unity of invention is lacking (Continuation of item 2 of first sheet) This International Searching Authority found multiple inventions in this international application, as follows: see additional sheet As all required additional search fees were timely paid by the applicant, this International Search Report covers all searchable claims. As all searchable claims could be searched without effort justifying an additional fee, this Authority did not invite payment of any additional fee. As only some of the required additional search fees were timely paid by the applicant, this International Search Report covers only those claims for which fees were paid, specifically claims Nos.: No required additional search fees were timely paid by the applicant. Consequently, this International Search Report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.: The additional search fees were accompanied by the applicant's protest. Remark on Protest

No protest accompanied the payment of additional search fees.

Form PCT/ISA/210 (continuation of first sheet (1)) (July 1998)

0-6027042 | 5

FURTHER INFORMATION CONTINUED FROM PCT/ISA/ 210

This International Searching Authority found multiple (groups of) inventions in this international application, as follows:

- 1. Claims: 1-11 method and apparatus for avoiding the stalling of long immediate instructions
 - 1.1. Claims: 1-5, 8-11 avoiding stalling of long immediate instructions
 - 1.2. Claim: 6.7 extension instruction and logic to execute the same
- 2. Claims: 12-18 improved method and apparatus for decoding and executing breakpoint instructions
- 3. Claims: 19-26 method and apparatus for result bypassing
- 4. Claims: 27-29 method of operating a data cache
- 5. Claims: 30-33 method of synthesising the design of a pipelined processor

Please note that all inventions mentioned under item 1, although not necessarily linked by a common inventive concept, could be searched without effort justifying an additional fee.



rtional Application No PCT/US 01/07360

	nt document		Publication		Patent family		Publication
cited in	search report		date		member(s)		date
EP 0	489266	Α	10-06-1992	JP	4172533	Α	19-06-1992
				EP	0489266	A2	10-06-1992
				US	5177701	Α	05-01-1993
EP 0	 380849		08-08-1990	US	5142633	Α	25-08-1992
	.,	,,	00 00 1330	AT	150191		15-03-1997
				CA	1323940		02-11-1993
				DE	68927855		17-04-1997
				DE	68927855		16-10-1997
				ĒΡ	0380849		08-08-1990
				JP	3001235		07-01-1991
GB 2	 247758	Α	11-03-1992	JP	4106653	A	08-04-1992
GB 2	322210	A	19-08-1998	JP	7200289	Δ	04-08-1995
UD 2	JEELIO	-	15 00 1550	DE	4442687		29-06-1995
				GB	2285322		05-07-1995
				US	5649226		15-07-1997
US 5	761482 	A	02-06-1998	JP	8171504	Α	02-07-1996
EP 0	935196	Α	11-08-1999	US	6289300		11-09-2001
				EP	0935196	A2	11-08-1999
EP 0	849673	A	24-06-1998	EP	0849673	A2	24-06-1998
				JP	10187446	Α	21-07-1998
			•	U\$	6081885	Α	27-06-2000
EP 0	718757	Α	26-06-1996	US	5598362	Α	28-01-1997
	•			EP	0718757		26-06-1996
				JP	8234962		13-09-1996
US 5	596760	Α	21-01-1997	JP	2943464	 В2	30-08-1999
				JP	5158687		25-06-1993
US 6	012137	Α	04-01-2000	NONE			
US 5	867735	A	02-02-1999	US	5737547	Α	07-04-1998
EP 0	398382	Α	22-11-1990	JP	1977747	С	17-10-1995
				JР	2304650		18-12-1990
				JP	7007356		30-01-1995
	•			DE	69028655		31-10-1996
				DE	69028655	T2	06-03-1997
				ΕP	0398382	A2	22-11-1990
				KR	9303401	B1	26-04-1993
				US	5197134	Α	23-03-1993
				US	5228370		20-07-1993

Form PCT/ISA/210 (patent family annex) (July 1992)

THIS PAGE BLANK (USPTO)

CORRECTED VERSION

(19) World Intellectual Property Organization International Bureau





(43) International Publication Date 20 September 2001 (20.09.2001)

PCT

(10) International Publication Number WO 01/069378 A3

- (51) International Patent Classification⁷: G06F 9/38, 9/30, 11/00, 17/50
- (21) International Application Number: PCT/US01/07360
- (22) International Filing Date: 8 March 2001 (08.03.2001)
- (25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

60/188,428	10 March 2000 (10.03.2000)	US
60/188,942	13 March 2000 (13.03.2000)	US
60/189.634	14 March 2000 (14.03.2000)	US
60/189.709	15 March 2000 (15.03.2000)	US

- (71) Applicant: ARC INTERNATIONAL PLC [GB/GB]; ARC House - Waterfront Business Park, Elstree Road, Elstree, Herts WD6 3BS (GB).
- (72) Inventors: STRONG, Paul; 52 Stapleford Close, Chelmsford, Essex CM2 0RB (GB). DAVIS, Henry, A.; Suite E, 2131 Delaware Avenue, Santa Cruz, CA 95060 (US).
- (74) Agent: GAZDZINSKI, Robert, F.; Gazdzinski & Associates, Suite 375, 11440 West Bernardo Court, San Diego, CA 92127 (US).

- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published:

- with international search report
- (88) Date of publication of the international search report: 25 July 2002
- (48) Date of publication of this corrected version:

16 January 2003

(15) Information about Correction: see PCT Gazette No. 03/2003 of 16 January 2003, Section II

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

A3

(54) Title: METHOD AND APPARATUS FOR ENHANCING THE PERFORMANCE OF A PIPELINED DATA PROCESSOR

(57) Abstract: A method and apparatus for enhancing the performance of a multi-stage pipeline in a digital processor. In one aspect, the stalling of multi-word (e.g. long immediate data) instructions on the word boundary is prevented by defining oversized or "atomic" instructions within the instruction set, thereby also preventing incomplete data fetch operations. In another aspect, the invention comprises delayed decode of breakpoint instructions within the core so as to remove critical path restrictions in the pipeline. In yet another aspect, the invention comprises a multi-function register disposed in the pipeline logic, the register including a bypass mode adapted to selectively bypass or "shortcut" subsequent logic, and return the result of a multi-cycle operation directly to a subsequent instruction requiring the result. Improved data cache integration and operation techniques, and apparatus for synthesizing logic implementing the aforementioned methodology are also disclosed.